.. |
dcn10_dpp.c
|
drm/amd/display: Move view port registers and programming to memory input.
|
2017-09-26 18:15:12 -04:00 |
dcn10_dpp.h
|
drm/amd/display: Move view port registers and programming to memory input.
|
2017-09-26 18:15:12 -04:00 |
dcn10_hw_sequencer.c
|
drm/amd/display: mpo debug sanity checks
|
2017-09-26 18:15:24 -04:00 |
dcn10_hw_sequencer.h
|
drm/amd/display: hwseq init sequence update
|
2017-09-26 18:15:11 -04:00 |
dcn10_ipp.c
|
drm/amd/display: register programming consolidation
|
2017-09-26 18:15:23 -04:00 |
dcn10_ipp.h
|
drm/amd/display: update dcn register headers
|
2017-09-26 18:15:25 -04:00 |
dcn10_mem_input.c
|
drm/amd/display: revert order change of HUBP and MPC disable
|
2017-09-26 18:15:16 -04:00 |
dcn10_mem_input.h
|
drm/amd/display: update dcn register headers
|
2017-09-26 18:15:25 -04:00 |
dcn10_mpc.c
|
drm/amd/display: mpo debug sanity checks
|
2017-09-26 18:15:24 -04:00 |
dcn10_mpc.h
|
drm/amd/display: avoid disabling opp clk before hubp is blanked.
|
2017-09-26 18:15:07 -04:00 |
dcn10_opp.c
|
drm/amd/display: get dal1.1 to run
|
2017-09-26 18:08:43 -04:00 |
dcn10_opp.h
|
drm/amd/display: dal1.1 opp prog update
|
2017-09-26 18:08:44 -04:00 |
dcn10_resource.c
|
drm/amd/display: mpo debug sanity checks
|
2017-09-26 18:15:24 -04:00 |
dcn10_resource.h
|
drm/amdgpu/display: Add core dc support for DCN
|
2017-09-26 18:06:48 -04:00 |
dcn10_timing_generator.c
|
drm/amd/display: ensure OTG is locked before proceeding
|
2017-09-26 18:15:08 -04:00 |
dcn10_timing_generator.h
|
drm/amd/display: ensure OTG is locked before proceeding
|
2017-09-26 18:15:08 -04:00 |
Makefile
|
drm/amd/display: Rename trasnform to dpp for dcn's
|
2017-09-26 18:15:09 -04:00 |