mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
a703d279c5
clk registration by clk providers and debugfs "nice to haves" for rate constraints. I'll highlight that we're now setting the clk_init_data pointer inside struct clk_hw to NULL during clk_register(), which may break some drivers that thought they could use that pointer during normal operations. That change has been sitting in next for a while now but maybe something is still broken. We'l see. Other than that the core framework changes aren't invasive and they're fixing bugs, simplifying, and making things better. On the clk driver side we got the usual addition of new SoC support, new features for existing drivers, and bug fixes scattered throughout. The biggest diffstat is the Amlogic driver that gained CPU clk support in addition to migrating to the new way of specifying clk parents. After that the Qualcomm, i.MX, Mediatek, and Rockchip clk drivers got support for various new SoCs and clock controllers from those vendors. Core: - Drop NULL checks in clk debugfs - Add min/max rates to clk debugfs - Set clk_init_data pointer inside clk_hw to NULL after registration - Make clk_bulk_get_all() return an 'id' corresponding to clock-names - Evict parents from parent cache when they're unregistered New Drivers: - Add clock driver for i.MX8MN SoCs - Support aspeed AST2600 SoCs - Support for Mediatek MT6779 SoCs - Support qcom SM8150 GCC and RPMh clks - Support qcom QCS404 WCSS clks - Add CPU clock support for Armada 7K/8K (specifically AP806 and AP807) - Addition of clock driver for Rockchip rk3308 SoCs Updates: - Add regulator support to the cdce925 clk driver - Add support for Raspberry Pi 4 bcm2711 SoCs - Add SDIO gate support to aspeed driver - Add missing of_node_put() calls in various clk drivers - Migrate Amlogic driver to new clock parent description method - Add DVFS support to Amlogic Meson g12 - Add Amlogic Meson g12a reset support to the axg audio clock controller - Add sm1 support to the Amlogic Meson g12a clock controller - Switch i.MX8MM clock driver to platform driver - Add Hifi4 DSP related clocks for i.MX8QXP SoC - Fix Audio PLL setting and parent clock for USB - Misc i.MX8 clock driver improvements and corrections - Set floor ops for Qualcomm SD clks so that rounding works - Fix "always-on" Clock Domains on Renesas R-Car M1A, RZ/A1, RZ/A2, and RZ/N1 - Enable the Allwinner V3 SoC and fix the i2s clock for H6 -----BEGIN PGP SIGNATURE----- iQJFBAABCAAvFiEE9L57QeeUxqYDyoaDrQKIl8bklSUFAl2FQEMRHHNib3lkQGtl cm5lbC5vcmcACgkQrQKIl8bklSXHQw//XHnT5DPphpP8ua4x8wuJARdf0n58Vcdb 8fZxxs4QN7uuKhg6aMI4kgwBn+9tgIr65hvN0Gn9Wm5Bsbs3XZvdIo7DvQDrYg7W NE7192iy2Dg+m+C24YLO7ceZgqVepbjeN+6oeUK88Ui+H+XlOKfJvjfnJ+HxN9Ip sHnLakIxqlaWvzwTUOHOcsrHyQD2OXupbfNMxLnmr8T/kBh/nqwNEG3aYCppICsg LpJL9Bv2V3QSk8uBszTgKK5ybWo14aDQPx4rrhgsneD0h7DSnx6M3jvngxMra6W0 fnare4FQlkbPmgAj+XtB7RdCzsuwoke/7TJsvDLQrEbyOYTGnl7bYS8NOSrIg5Tp w4UPpXrMTQK7e/6okL1OJYAXXYurxep8QjsjpF3nahxC3IVzAZ9uio6ehJrDNEPC ErqOSPQTMkjOA2npovsQKCH3Mv/yGzAigpsQassPneWwp//NupMLKmmIm6645Xw2 6kqSlVFYz81lhzIylGEQKIoiLcszpB6qqWUzGVt0B94joRbvg0m//8BDaZbHeTqP m/acRYHRC1utpkAZEnBZRsd79cI+EeuARROUfGsoUMfOueTc4+qQ7Yrjbj4rTvnC lLM9Qz9h1QkfyRF1IHHPw/fS5twpNTUdO9c1+3qzS3AQfl5dZWpChoF9Um+ycVPR nQrpk05pHEY= =z8wK -----END PGP SIGNATURE----- Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux Pull clk updates from Stephen Boyd: "We have a small collection of core framework updates this time, mostly around clk registration by clk providers and debugfs "nice to haves" for rate constraints. I'll highlight that we're now setting the clk_init_data pointer inside struct clk_hw to NULL during clk_register(), which may break some drivers that thought they could use that pointer during normal operations. That change has been sitting in next for a while now but maybe something is still broken. We'l see. Other than that the core framework changes aren't invasive and they're fixing bugs, simplifying, and making things better. On the clk driver side we got the usual addition of new SoC support, new features for existing drivers, and bug fixes scattered throughout. The biggest diffstat is the Amlogic driver that gained CPU clk support in addition to migrating to the new way of specifying clk parents. After that the Qualcomm, i.MX, Mediatek, and Rockchip clk drivers got support for various new SoCs and clock controllers from those vendors. Core: - Drop NULL checks in clk debugfs - Add min/max rates to clk debugfs - Set clk_init_data pointer inside clk_hw to NULL after registration - Make clk_bulk_get_all() return an 'id' corresponding to clock-names - Evict parents from parent cache when they're unregistered New Drivers: - Add clock driver for i.MX8MN SoCs - Support aspeed AST2600 SoCs - Support for Mediatek MT6779 SoCs - Support qcom SM8150 GCC and RPMh clks - Support qcom QCS404 WCSS clks - Add CPU clock support for Armada 7K/8K (specifically AP806 and AP807) - Addition of clock driver for Rockchip rk3308 SoCs Updates: - Add regulator support to the cdce925 clk driver - Add support for Raspberry Pi 4 bcm2711 SoCs - Add SDIO gate support to aspeed driver - Add missing of_node_put() calls in various clk drivers - Migrate Amlogic driver to new clock parent description method - Add DVFS support to Amlogic Meson g12 - Add Amlogic Meson g12a reset support to the axg audio clock controller - Add sm1 support to the Amlogic Meson g12a clock controller - Switch i.MX8MM clock driver to platform driver - Add Hifi4 DSP related clocks for i.MX8QXP SoC - Fix Audio PLL setting and parent clock for USB - Misc i.MX8 clock driver improvements and corrections - Set floor ops for Qualcomm SD clks so that rounding works - Fix "always-on" Clock Domains on Renesas R-Car M1A, RZ/A1, RZ/A2, and RZ/N1 - Enable the Allwinner V3 SoC and fix the i2s clock for H6" * tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/clk/linux: (137 commits) clk: Drop !clk checks in debugfs dumping clk: imx: imx8mn: fix pll mux bit clk: imx: imx8mm: fix pll mux bit clk: imx: clk-pll14xx: unbypass PLL by default clk: imx: pll14xx: avoid glitch when set rate clk: mvebu: ap80x: add AP807 clock support clk: mvebu: ap806: Prepare the introduction of AP807 clock support clk: mvebu: ap806: add AP-DCLK (hclk) to system controller driver clk: mvebu: ap806: be more explicit on what SaR is clk: mvebu: ap80x-cpu: add AP807 CPU clock support clk: mvebu: ap806-cpu: prepare mapping of AP807 CPU clock dt-bindings: ap806: Document AP807 clock compatible dt-bindings: ap80x: Document AP807 CPU clock compatible clk: sprd: add missing kfree clk: at91: allow 24 Mhz clock as input for PLL clk: Make clk_bulk_get_all() return a valid "id" clk: actions: Fix factor clk struct member access clk: qcom: rcg: Return failure for RCG update clk: remove extra ---help--- tags in Kconfig clk: add include guard to clk-conf.h ... |
||
|---|---|---|
| .. | ||
| sifive | ||
| st | ||
| ti | ||
| actions,owl-cmu.txt | ||
| allwinner,sun4i-a10-ccu.yaml | ||
| alphascale,acc.txt | ||
| altr_socfpga.txt | ||
| amlogic,axg-audio-clkc.txt | ||
| amlogic,gxbb-aoclkc.txt | ||
| amlogic,gxbb-clkc.txt | ||
| amlogic,meson8b-clkc.txt | ||
| arm-integrator.txt | ||
| arm-syscon-icst.txt | ||
| armada3700-periph-clock.txt | ||
| armada3700-tbg-clock.txt | ||
| armada3700-xtal-clock.txt | ||
| artpec6.txt | ||
| at91-clock.txt | ||
| axi-clkgen.txt | ||
| axs10x-i2s-pll-clock.txt | ||
| brcm,bcm63xx-clocks.txt | ||
| brcm,bcm2835-aux-clock.txt | ||
| brcm,bcm2835-cprman.txt | ||
| brcm,bcm53573-ilp.txt | ||
| brcm,iproc-clocks.txt | ||
| brcm,kona-ccu.txt | ||
| calxeda.txt | ||
| cirrus,lochnagar.txt | ||
| clk-exynos-audss.txt | ||
| clk-palmas-clk32kg-clocks.txt | ||
| clk-s5pv210-audss.txt | ||
| clock-bindings.txt | ||
| clps711x-clock.txt | ||
| cs2000-cp.txt | ||
| csr,atlas7-car.txt | ||
| dove-divider-clock.txt | ||
| efm32-clock.txt | ||
| exynos4-clock.txt | ||
| exynos7-clock.txt | ||
| exynos3250-clock.txt | ||
| exynos5250-clock.txt | ||
| exynos5260-clock.txt | ||
| exynos5410-clock.txt | ||
| exynos5420-clock.txt | ||
| exynos5433-clock.txt | ||
| fixed-clock.yaml | ||
| fixed-factor-clock.yaml | ||
| fixed-mmio-clock.txt | ||
| fujitsu,mb86s70-crg11.txt | ||
| gpio-gate-clock.txt | ||
| gpio-mux-clock.txt | ||
| hi3620-clock.txt | ||
| hi3660-clock.txt | ||
| hi3670-clock.txt | ||
| hi6220-clock.txt | ||
| hisi-crg.txt | ||
| hix5hd2-clock.txt | ||
| idt,versaclock5.txt | ||
| img,boston-clock.txt | ||
| imx1-clock.txt | ||
| imx5-clock.txt | ||
| imx6q-clock.txt | ||
| imx6sl-clock.txt | ||
| imx6sll-clock.txt | ||
| imx6sx-clock.txt | ||
| imx6ul-clock.txt | ||
| imx7d-clock.txt | ||
| imx7ulp-clock.txt | ||
| imx8mm-clock.txt | ||
| imx8mn-clock.yaml | ||
| imx8mq-clock.txt | ||
| imx8qxp-lpcg.txt | ||
| imx21-clock.txt | ||
| imx23-clock.txt | ||
| imx25-clock.txt | ||
| imx27-clock.txt | ||
| imx28-clock.txt | ||
| imx31-clock.txt | ||
| imx35-clock.txt | ||
| ingenic,cgu.txt | ||
| intc_stratix10.txt | ||
| keystone-gate.txt | ||
| keystone-pll.txt | ||
| lpc1850-ccu.txt | ||
| lpc1850-cgu.txt | ||
| lpc1850-creg-clk.txt | ||
| lsi,axm5516-clks.txt | ||
| marvell,berlin.txt | ||
| marvell,mmp2.txt | ||
| marvell,pxa168.txt | ||
| marvell,pxa910.txt | ||
| marvell,pxa1928.txt | ||
| maxim,max9485.txt | ||
| maxim,max77686.txt | ||
| microchip,pic32.txt | ||
| milbeaut-clock.yaml | ||
| moxa,moxart-clock.txt | ||
| mvebu-core-clock.txt | ||
| mvebu-corediv-clock.txt | ||
| mvebu-cpu-clock.txt | ||
| mvebu-gated-clock.txt | ||
| nspire-clock.txt | ||
| nuvoton,npcm750-clk.txt | ||
| nvidia,tegra20-car.txt | ||
| nvidia,tegra30-car.txt | ||
| nvidia,tegra114-car.txt | ||
| nvidia,tegra124-car.txt | ||
| nvidia,tegra124-dfll.txt | ||
| nvidia,tegra210-car.txt | ||
| nxp,lpc3220-clk.txt | ||
| nxp,lpc3220-usb-clk.txt | ||
| oxnas,stdclk.txt | ||
| pistachio-clock.txt | ||
| prima2-clock.txt | ||
| pwm-clock.txt | ||
| pxa-clock.txt | ||
| qca,ath79-pll.txt | ||
| qcom,a53pll.txt | ||
| qcom,camcc.txt | ||
| qcom,dispcc.txt | ||
| qcom,gcc.txt | ||
| qcom,gpucc.txt | ||
| qcom,hfpll.txt | ||
| qcom,krait-cc.txt | ||
| qcom,lcc.txt | ||
| qcom,lpasscc.txt | ||
| qcom,mmcc.txt | ||
| qcom,rpmcc.txt | ||
| qcom,rpmh-clk.txt | ||
| qcom,spmi-clkdiv.txt | ||
| qcom,turingcc.txt | ||
| qcom,videocc.txt | ||
| qoriq-clock.txt | ||
| renesas,cpg-div6-clocks.txt | ||
| renesas,cpg-mssr.txt | ||
| renesas,cpg-mstp-clocks.txt | ||
| renesas,emev2-smu.txt | ||
| renesas,h8s2678-pll-clock.txt | ||
| renesas,h8300-div-clock.txt | ||
| renesas,r8a73a4-cpg-clocks.txt | ||
| renesas,r8a7740-cpg-clocks.txt | ||
| renesas,r8a7778-cpg-clocks.txt | ||
| renesas,r8a7779-cpg-clocks.txt | ||
| renesas,r9a06g032-sysctrl.txt | ||
| renesas,rcar-gen2-cpg-clocks.txt | ||
| renesas,rcar-usb2-clock-sel.txt | ||
| renesas,rz-cpg-clocks.txt | ||
| renesas,sh73a0-cpg-clocks.txt | ||
| rockchip,px30-cru.txt | ||
| rockchip,rk3036-cru.txt | ||
| rockchip,rk3128-cru.txt | ||
| rockchip,rk3188-cru.txt | ||
| rockchip,rk3228-cru.txt | ||
| rockchip,rk3288-cru.txt | ||
| rockchip,rk3308-cru.txt | ||
| rockchip,rk3328-cru.txt | ||
| rockchip,rk3368-cru.txt | ||
| rockchip,rk3399-cru.txt | ||
| rockchip,rv1108-cru.txt | ||
| samsung,s2mps11.txt | ||
| samsung,s3c64xx-clock.txt | ||
| samsung,s3c2410-clock.txt | ||
| samsung,s3c2412-clock.txt | ||
| samsung,s3c2443-clock.txt | ||
| samsung,s5pv210-clock.txt | ||
| silabs,si514.txt | ||
| silabs,si544.txt | ||
| silabs,si570.txt | ||
| silabs,si5341.txt | ||
| silabs,si5351.txt | ||
| snps,hsdk-pll-clock.txt | ||
| snps,pll-clock.txt | ||
| sprd.txt | ||
| st,nomadik.txt | ||
| st,stm32-rcc.txt | ||
| st,stm32h7-rcc.txt | ||
| st,stm32mp1-rcc.txt | ||
| ste-u300-syscon-clock.txt | ||
| stericsson,abx500.txt | ||
| sun8i-de2.txt | ||
| sun9i-de.txt | ||
| sun9i-usb.txt | ||
| sunxi.txt | ||
| tango4-clock.txt | ||
| ti-clkctrl.txt | ||
| ti-keystone-pllctrl.txt | ||
| ti,cdce706.txt | ||
| ti,cdce925.txt | ||
| ti,sci-clk.txt | ||
| uniphier-clock.txt | ||
| ux500.txt | ||
| vf610-clock.txt | ||
| vt8500.txt | ||
| xgene.txt | ||
| xlnx,zynqmp-clk.txt | ||
| zx296702-clk.txt | ||
| zx296718-clk.txt | ||
| zynq-7000.txt | ||