mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-24 02:20:54 +07:00
dt-bindings: clock: sun8i-de2: Add H6 DE3 clock description
This commit adds necessary description and dt includes for H6 DE3 clock. It is very similar to others, but memory region has some additional registers not found in DE2. Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
This commit is contained in:
parent
ed4433419d
commit
b9f9e9b8e4
@ -1,5 +1,5 @@
|
||||
Allwinner Display Engine 2.0 Clock Control Binding
|
||||
--------------------------------------------------
|
||||
Allwinner Display Engine 2.0/3.0 Clock Control Binding
|
||||
------------------------------------------------------
|
||||
|
||||
Required properties :
|
||||
- compatible: must contain one of the following compatibles:
|
||||
@ -8,6 +8,7 @@ Required properties :
|
||||
- "allwinner,sun8i-v3s-de2-clk"
|
||||
- "allwinner,sun50i-a64-de2-clk"
|
||||
- "allwinner,sun50i-h5-de2-clk"
|
||||
- "allwinner,sun50i-h6-de3-clk"
|
||||
|
||||
- reg: Must contain the registers base address and length
|
||||
- clocks: phandle to the clocks feeding the display engine subsystem.
|
||||
|
@ -15,4 +15,7 @@
|
||||
#define CLK_MIXER1 7
|
||||
#define CLK_WB 8
|
||||
|
||||
#define CLK_BUS_ROT 9
|
||||
#define CLK_ROT 10
|
||||
|
||||
#endif /* _DT_BINDINGS_CLOCK_SUN8I_DE2_H_ */
|
||||
|
@ -10,5 +10,6 @@
|
||||
#define RST_MIXER0 0
|
||||
#define RST_MIXER1 1
|
||||
#define RST_WB 2
|
||||
#define RST_ROT 3
|
||||
|
||||
#endif /* _DT_BINDINGS_RESET_SUN8I_DE2_H_ */
|
||||
|
Loading…
Reference in New Issue
Block a user