mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-23 05:03:52 +07:00
29e697b118
Certain GIC implementation, namely those found on earlier, single
cluster, Exynos SoCs, have registers mapped without per-CPU banking,
which means that the driver needs to use different offset for each CPU.
Currently the driver calculates the offset by multiplying value returned
by cpu_logical_map() by CPU offset parsed from DT. This is correct when
CPU topology is not specified in DT and aforementioned function returns
core ID alone. However when DT contains CPU topology, the function
changes to return cluster ID as well, which is non-zero on mentioned
SoCs and so breaks the calculation in GIC driver.
This patch fixes this by masking out cluster ID in CPU offset
calculation so that only core ID is considered. Multi-cluster Exynos
SoCs already have banked GIC implementations, so this simple fix should
be enough.
Reported-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Reported-by: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
Signed-off-by: Tomasz Figa <t.figa@samsung.com>
Fixes:
|
||
|---|---|---|
| .. | ||
| exynos-combiner.c | ||
| irq-armada-370-xp.c | ||
| irq-bcm2835.c | ||
| irq-brcmstb-l2.c | ||
| irq-clps711x.c | ||
| irq-crossbar.c | ||
| irq-dw-apb-ictl.c | ||
| irq-gic.c | ||
| irq-imgpdc.c | ||
| irq-metag-ext.c | ||
| irq-metag.c | ||
| irq-mmp.c | ||
| irq-moxart.c | ||
| irq-mxs.c | ||
| irq-nvic.c | ||
| irq-orion.c | ||
| irq-renesas-intc-irqpin.c | ||
| irq-renesas-irqc.c | ||
| irq-s3c24xx.c | ||
| irq-sirfsoc.c | ||
| irq-sun4i.c | ||
| irq-sunxi-nmi.c | ||
| irq-tb10x.c | ||
| irq-versatile-fpga.c | ||
| irq-vic.c | ||
| irq-vt8500.c | ||
| irq-xtensa-mx.c | ||
| irq-xtensa-pic.c | ||
| irq-zevio.c | ||
| irqchip.c | ||
| irqchip.h | ||
| Kconfig | ||
| Makefile | ||
| spear-shirq.c | ||