Eric Bernstein ae5041f3a0 drm/amd/display: Fix setting DP_VID_N_MUL ... [Why] Need to set VID_N_MUL for 4:2:0 cases [How] Move setting to enc1_stream_encoder_dp_unblank and ensure it is also set for non-4:2:0 cases. Signed-off-by: Eric Bernstein <eric.bernstein@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-03-20 23:39:48 -05:00
..
hw	drm/amd/display: Fix setting DP_VID_N_MUL	2019-03-20 23:39:48 -05:00
bw_fixed.h	drm/amd/display: explicit uint64_t casting	2018-11-05 14:20:50 -05:00
clock_source.h	drm/amd/display: Keep clocks high before seamless boot done	2019-03-19 15:04:03 -05:00
compressor.h	drm/amd/display: fbc state could not reach while enable fbc	2018-11-30 12:02:35 -05:00
core_status.h	drm/amd/display: Improve logging of validation failures during atomic_check	2019-01-14 15:04:40 -05:00
core_types.h	drm/amd/display: fix up reference clock abstractions	2019-03-19 15:36:49 -05:00
custom_float.h	drm/amd/display: Enable regamma 25 segments and use double buffer.	2017-09-26 17:14:18 -04:00
dc_link_ddc.h	drm/amd/display: Respect aux return values	2019-03-19 15:04:02 -05:00
dc_link_dp.h	drm/amd/display: Retry link training again	2018-07-27 09:07:42 -05:00
dce_calcs.h	drm/amdgpu/display: remove VEGAM config option	2018-05-18 16:08:18 -05:00
dcn_calcs.h	drm/amd/display: rename dccg to clk_mgr	2018-11-05 14:20:48 -05:00
hw_sequencer.h	Revert "drm/amd/display: dcn add check surface in_use"	2019-03-19 15:04:03 -05:00
link_hwss.h	drm/amd/display: add eDP 1.2+ polling for T7	2018-02-19 14:19:34 -05:00
reg_helper.h	drm/amd/display: Combine field toggle macro and sequence write macro.	2019-03-19 15:36:49 -05:00
resource.h	drm/amd/display: move pplib/smu notification to dccg block	2018-11-05 14:20:40 -05:00
vm_helper.h	drm/amd/display: DC VM Fixes	2019-02-06 13:30:12 -05:00