mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
8f5d41f3a0
There are some updates for the Icelake model specific uncore performance
monitors. (The update can be found at 10th generation intel core
processors families specification update Revision 004, ICL068)
1) Counter 0 of ARB uncore unit is not available for software use
2) The global 'enable bit' (bit 29) and 'freeze bit' (bit 31) of
MSR_UNC_PERF_GLOBAL_CTRL cannot be used to control counter behavior.
Needs to use local enable in event select MSR.
Accessing the modified bit/registers will be ignored by HW. Users may
observe inaccurate results with the current code.
The changes of the MSR_UNC_PERF_GLOBAL_CTRL imply that groups cannot be
read atomically anymore. Although the error of the result for a group
becomes a bit bigger, it still far lower than not using a group. The
group support is still kept. Only Remove the *_box() related
implementation.
Since the counter 0 of ARB uncore unit is not available, update the MSR
address for the ARB uncore unit.
There is no change for IMC uncore unit, which only include free-running
counters.
Fixes:
|
||
|---|---|---|
| .. | ||
| bts.c | ||
| core.c | ||
| cstate.c | ||
| ds.c | ||
| knc.c | ||
| lbr.c | ||
| Makefile | ||
| p4.c | ||
| p6.c | ||
| pt.c | ||
| pt.h | ||
| uncore_nhmex.c | ||
| uncore_snb.c | ||
| uncore_snbep.c | ||
| uncore.c | ||
| uncore.h | ||