Joseph Gravenor 89cd5a02df drm/amd/display: update p-state latency for renoir when using lpddr4 ... [Why] DF team has produced more optimized latency numbers, for lpddr4 [How] change the p-state laency in the lpddr4 wm table to the new latency number Signed-off-by: Joseph Gravenor <joseph.gravenor@amd.com> Reviewed-by: Tony Cheng <Tony.Cheng@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>		2019-12-05 16:30:06 -05:00
..
amdgpu_dm	drm/amd/display: Null check aconnector in event_property_validate	2019-11-26 14:50:38 -05:00
dc	drm/amd/display: update p-state latency for renoir when using lpddr4	2019-12-05 16:30:06 -05:00
dmub	drm/amd/display: Program CW5 for tracebuffer for dcn20	2019-12-05 16:28:23 -05:00
include	drm/amd/display: fixed that I2C over AUX didn't read data issue	2019-12-05 16:29:19 -05:00
modules	drm/amd/display: Implement DePQ for DCN1	2019-12-05 16:29:58 -05:00
Kconfig	drm/amd/display: rename DCN1_0 kconfig to DCN	2019-11-13 15:29:44 -05:00
Makefile	drm/amd/display: Drop CONFIG_DRM_AMD_DC_DMUB guards	2019-11-13 15:29:42 -05:00
TODO	drm/amd/display: Convert remaining loggers off dc_logger	2018-07-13 14:48:42 -05:00