mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 02:18:18 +07:00
6b59b8f822
The g12a audio subsystem, which is a derivative of the axg subsystem, provides a dedicated reset line for each of the audio components. The axg did not provide that and it is unclear if/when these reset are required. The reset already helped solve a channel mapping issue on the tdm formatter devices. Let's add the reset binding for the other components, so we can describe this in DT. We'll use it later on in the driver when/if needed. Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Link: https://lore.kernel.org/r/20190905120120.31752-3-jbrunet@baylibre.com Signed-off-by: Mark Brown <broonie@kernel.org>
26 lines
711 B
Plaintext
26 lines
711 B
Plaintext
* Amlogic Audio SPDIF Output
|
|
|
|
Required properties:
|
|
- compatible: 'amlogic,axg-spdifout' or
|
|
'amlogic,g12a-spdifout' or
|
|
'amlogic,sm1-spdifout'
|
|
- clocks: list of clock phandle, one for each entry clock-names.
|
|
- clock-names: should contain the following:
|
|
* "pclk" : peripheral clock.
|
|
* "mclk" : master clock
|
|
- #sound-dai-cells: must be 0.
|
|
|
|
Optional property:
|
|
- resets: phandle to the dedicated reset line of the spdif output.
|
|
|
|
Example on the A113 SoC:
|
|
|
|
spdifout: audio-controller@480 {
|
|
compatible = "amlogic,axg-spdifout";
|
|
reg = <0x0 0x480 0x0 0x50>;
|
|
#sound-dai-cells = <0>;
|
|
clocks = <&clkc_audio AUD_CLKID_SPDIFOUT>,
|
|
<&clkc_audio AUD_CLKID_SPDIFOUT_CLK>;
|
|
clock-names = "pclk", "mclk";
|
|
};
|