2018-07-17 22:42:54 +07:00
|
|
|
* Amlogic Audio SPDIF Output
|
|
|
|
|
|
|
|
Required properties:
|
2019-04-04 18:17:28 +07:00
|
|
|
- compatible: 'amlogic,axg-spdifout' or
|
2019-09-05 19:01:13 +07:00
|
|
|
'amlogic,g12a-spdifout' or
|
|
|
|
'amlogic,sm1-spdifout'
|
2018-07-17 22:42:54 +07:00
|
|
|
- clocks: list of clock phandle, one for each entry clock-names.
|
|
|
|
- clock-names: should contain the following:
|
|
|
|
* "pclk" : peripheral clock.
|
|
|
|
* "mclk" : master clock
|
|
|
|
- #sound-dai-cells: must be 0.
|
|
|
|
|
2019-09-05 19:01:14 +07:00
|
|
|
Optional property:
|
|
|
|
- resets: phandle to the dedicated reset line of the spdif output.
|
|
|
|
|
2018-07-17 22:42:54 +07:00
|
|
|
Example on the A113 SoC:
|
|
|
|
|
|
|
|
spdifout: audio-controller@480 {
|
|
|
|
compatible = "amlogic,axg-spdifout";
|
|
|
|
reg = <0x0 0x480 0x0 0x50>;
|
|
|
|
#sound-dai-cells = <0>;
|
|
|
|
clocks = <&clkc_audio AUD_CLKID_SPDIFOUT>,
|
|
|
|
<&clkc_audio AUD_CLKID_SPDIFOUT_CLK>;
|
|
|
|
clock-names = "pclk", "mclk";
|
|
|
|
};
|