mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
599760d6d0
[Why] There have been a few reports of Vega10 display remaining blank after S3 resume. The regression is caused by workaround for mode change on Vega10 - skip set_bandwidth if stream count is 0. As a result we skipped dispclk reset on suspend, thus on resume we may skip the clock update assuming it hasn't been changed. On some systems it causes display blank or 'out of range'. [How] Revert "drm/amd/display: Fix Vega10 black screen after mode change" Verified that it hadn't cause mode change regression. Signed-off-by: Roman Li <Roman.Li@amd.com> Reviewed-by: Sun peng Li <Sunpeng.Li@amd.com> Acked-by: Leo Li <sunpeng.li@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> |
||
|---|---|---|
| .. | ||
| dce110_compressor.c | ||
| dce110_compressor.h | ||
| dce110_hw_sequencer.c | ||
| dce110_hw_sequencer.h | ||
| dce110_mem_input_v.c | ||
| dce110_mem_input_v.h | ||
| dce110_opp_csc_v.c | ||
| dce110_opp_regamma_v.c | ||
| dce110_opp_v.c | ||
| dce110_opp_v.h | ||
| dce110_resource.c | ||
| dce110_resource.h | ||
| dce110_timing_generator_v.c | ||
| dce110_timing_generator_v.h | ||
| dce110_timing_generator.c | ||
| dce110_timing_generator.h | ||
| dce110_transform_v.c | ||
| dce110_transform_v.h | ||
| Makefile | ||