mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 22:15:07 +07:00
9b0879620e
Add documentation to describe Xilinx ZynqMP fpga driver bindings. Signed-off-by: Nava kishore Manne <nava.manne@xilinx.com> Reviewed-by: Rob Herring <robh@kernel.org> Acked-by: Alan Tull <atull@kernel.org> Acked-by: Moritz Fischer <mdf@kernel.org> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
26 lines
641 B
Plaintext
26 lines
641 B
Plaintext
Devicetree bindings for Zynq Ultrascale MPSoC FPGA Manager.
|
|
The ZynqMP SoC uses the PCAP (Processor configuration Port) to configure the
|
|
Programmable Logic (PL). The configuration uses the firmware interface.
|
|
|
|
Required properties:
|
|
- compatible: should contain "xlnx,zynqmp-pcap-fpga"
|
|
|
|
Example for full FPGA configuration:
|
|
|
|
fpga-region0 {
|
|
compatible = "fpga-region";
|
|
fpga-mgr = <&zynqmp_pcap>;
|
|
#address-cells = <0x1>;
|
|
#size-cells = <0x1>;
|
|
};
|
|
|
|
firmware {
|
|
zynqmp_firmware: zynqmp-firmware {
|
|
compatible = "xlnx,zynqmp-firmware";
|
|
method = "smc";
|
|
zynqmp_pcap: pcap {
|
|
compatible = "xlnx,zynqmp-pcap-fpga";
|
|
};
|
|
};
|
|
};
|