mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 06:05:12 +07:00
2949dc4431
Consolidate bridge properties in a single file, instead of duplicating the same optional property over and over again. Acked-by: Alan Tull <atull@kernel.org> Acked-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Moritz Fischer <mdf@kernel.org> |
||
|---|---|---|
| .. | ||
| altera-fpga2sdram-bridge.txt | ||
| altera-freeze-bridge.txt | ||
| altera-hps2fpga-bridge.txt | ||
| altera-passive-serial.txt | ||
| altera-pr-ip.txt | ||
| altera-socfpga-a10-fpga-mgr.txt | ||
| altera-socfpga-fpga-mgr.txt | ||
| fpga-bridge.txt | ||
| fpga-region.txt | ||
| intel-stratix10-soc-fpga-mgr.txt | ||
| lattice-ice40-fpga-mgr.txt | ||
| lattice-machxo2-spi.txt | ||
| xilinx-pr-decoupler.txt | ||
| xilinx-slave-serial.txt | ||
| xilinx-zynq-fpga-mgr.txt | ||
| xlnx,zynqmp-pcap-fpga.txt | ||