mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-25 03:33:34 +07:00
0e43884cca
During a short period when the bus voltage is switched from 3.3v to 1.8v, (to enumerate UHS mode), the mmc module is disabled and the mmc IO lines are kept in a state according to the programmed pad mux pull type. According to 4.2.4.2 Timing to Switch Signal Voltage in "SD Specifications Part 1 Physical Layer Specification Version 5.00 February 22, 2016", the host should hold CLK low for at least 5ms. In order to keep the card line low during voltage switch, the pad mux of mmc1_clk line should be configured to pull down. This is specific only to dra71-evm (and not all dra72 based boards) since mmc1_clk line in dra71-evm is not connected to an external pullup. Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
279 lines
6.8 KiB
Plaintext
279 lines
6.8 KiB
Plaintext
/*
|
|
* Copyright (C) 2016 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include "dra72-evm-common.dtsi"
|
|
#include "dra72x-mmc-iodelay.dtsi"
|
|
#include <dt-bindings/net/ti-dp83867.h>
|
|
|
|
/ {
|
|
compatible = "ti,dra718-evm", "ti,dra718", "ti,dra722", "ti,dra72", "ti,dra7";
|
|
model = "TI DRA718 EVM";
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = <0x0 0x80000000 0x0 0x80000000>; /* 2GB */
|
|
};
|
|
|
|
vpo_sd_1v8_3v3: gpio-regulator-TPS74801 {
|
|
compatible = "regulator-gpio";
|
|
|
|
regulator-name = "vddshv8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
vin-supply = <&evm_5v0>;
|
|
|
|
gpios = <&gpio7 11 GPIO_ACTIVE_HIGH>;
|
|
states = <1800000 0x0
|
|
3300000 0x1>;
|
|
};
|
|
|
|
evm_1v8_sw: fixedregulator-evm_1v8 {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "evm_1v8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
vin-supply = <&lp8732_buck0_reg>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
poweroff: gpio-poweroff {
|
|
compatible = "gpio-poweroff";
|
|
gpios = <&gpio7 30 GPIO_ACTIVE_HIGH>;
|
|
input;
|
|
};
|
|
};
|
|
|
|
&dra7_pmx_core {
|
|
mmc1_pins_default: mmc1_pins_default {
|
|
pinctrl-single,pins = <
|
|
DRA7XX_CORE_IOPAD(0x3754, PIN_INPUT_PULLDOWN | MUX_MODE0) /* mmc1_clk.clk */
|
|
DRA7XX_CORE_IOPAD(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */
|
|
DRA7XX_CORE_IOPAD(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */
|
|
DRA7XX_CORE_IOPAD(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */
|
|
DRA7XX_CORE_IOPAD(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */
|
|
DRA7XX_CORE_IOPAD(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&i2c1 {
|
|
status = "okay";
|
|
clock-frequency = <400000>;
|
|
|
|
lp8733: lp8733@60 {
|
|
compatible = "ti,lp8733";
|
|
reg = <0x60>;
|
|
|
|
buck0-in-supply =<&vsys_3v3>;
|
|
buck1-in-supply =<&vsys_3v3>;
|
|
ldo0-in-supply =<&evm_5v0>;
|
|
ldo1-in-supply =<&evm_5v0>;
|
|
|
|
lp8733_regulators: regulators {
|
|
lp8733_buck0_reg: buck0 {
|
|
/* FB_B0 -> LP8733-BUCK1 - VPO_S1_AVS - VDD_CORE_AVS (core, mpu, gpu) */
|
|
regulator-name = "lp8733-buck0";
|
|
regulator-min-microvolt = <850000>;
|
|
regulator-max-microvolt = <1250000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
lp8733_buck1_reg: buck1 {
|
|
/* FB_B1 -> LP8733-BUCK2 - VPO_S2_AVS - VDD_DSP_AVS (DSP/eve/iva) */
|
|
regulator-name = "lp8733-buck1";
|
|
regulator-min-microvolt = <850000>;
|
|
regulator-max-microvolt = <1250000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
lp8733_ldo0_reg: ldo0 {
|
|
/* LDO0 -> LP8733-LDO1 - VPO_L1_3V3 - VDDSHV8 (optional) */
|
|
regulator-name = "lp8733-ldo0";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
};
|
|
|
|
lp8733_ldo1_reg: ldo1 {
|
|
/* LDO1 -> LP8733-LDO2 - VPO_L2_3V3 - VDDA_USB3V3 */
|
|
regulator-name = "lp8733-ldo1";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
};
|
|
};
|
|
|
|
lp8732: lp8732@61 {
|
|
compatible = "ti,lp8732";
|
|
reg = <0x61>;
|
|
|
|
buck0-in-supply =<&vsys_3v3>;
|
|
buck1-in-supply =<&vsys_3v3>;
|
|
ldo0-in-supply =<&vsys_3v3>;
|
|
ldo1-in-supply =<&vsys_3v3>;
|
|
|
|
lp8732_regulators: regulators {
|
|
lp8732_buck0_reg: buck0 {
|
|
/* FB_B0 -> LP8732-BUCK1 - VPO_S3_1V8 - VDDS_1V8 */
|
|
regulator-name = "lp8732-buck0";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
lp8732_buck1_reg: buck1 {
|
|
/* FB_B1 -> LP8732-BUCK2 - VPO_S4_DDR - VDD_DDR_1V35 */
|
|
regulator-name = "lp8732-buck1";
|
|
regulator-min-microvolt = <1350000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
lp8732_ldo0_reg: ldo0 {
|
|
/* LDO0 -> LP8732-LDO1 - VPO_L3_1V8 - VDA_1V8_PLL */
|
|
regulator-name = "lp8732-ldo0";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
lp8732_ldo1_reg: ldo1 {
|
|
/* LDO1 -> LP8732-LDO2 - VPO_L4_1V8 - VDA_1V8_PHY */
|
|
regulator-name = "lp8732-ldo1";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcf_lcd {
|
|
interrupt-parent = <&gpio7>;
|
|
interrupts = <31 IRQ_TYPE_EDGE_FALLING>;
|
|
};
|
|
|
|
&pcf_gpio_21 {
|
|
interrupt-parent = <&gpio7>;
|
|
interrupts = <31 IRQ_TYPE_EDGE_FALLING>;
|
|
};
|
|
|
|
&pcf_hdmi {
|
|
p0 {
|
|
/*
|
|
* PM_OEn to High: Disable routing I2C3 to PM_I2C
|
|
* With this PM_SEL(p3) should not matter
|
|
*/
|
|
gpio-hog;
|
|
gpios = <0 GPIO_ACTIVE_LOW>;
|
|
output-high;
|
|
line-name = "pm_oe_n";
|
|
};
|
|
};
|
|
|
|
&mmc1 {
|
|
pinctrl-names = "default", "hs", "sdr12", "sdr25", "sdr50", "ddr50", "sdr104";
|
|
pinctrl-0 = <&mmc1_pins_default>;
|
|
pinctrl-1 = <&mmc1_pins_hs>;
|
|
pinctrl-2 = <&mmc1_pins_sdr12>;
|
|
pinctrl-3 = <&mmc1_pins_sdr25>;
|
|
pinctrl-4 = <&mmc1_pins_sdr50>;
|
|
pinctrl-5 = <&mmc1_pins_ddr50_rev20 &mmc1_iodelay_ddr50_conf>;
|
|
pinctrl-6 = <&mmc1_pins_sdr104 &mmc1_iodelay_sdr104_rev20_conf>;
|
|
vqmmc-supply = <&vpo_sd_1v8_3v3>;
|
|
};
|
|
|
|
&mmc2 {
|
|
pinctrl-names = "default", "hs", "ddr_1_8v", "hs200_1_8v";
|
|
pinctrl-0 = <&mmc2_pins_default>;
|
|
pinctrl-1 = <&mmc2_pins_hs>;
|
|
pinctrl-2 = <&mmc2_pins_ddr_rev20 &mmc2_iodelay_ddr_conf>;
|
|
pinctrl-3 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev20_conf>;
|
|
vmmc-supply = <&evm_1v8_sw>;
|
|
};
|
|
|
|
&mac {
|
|
mode-gpios = <&pcf_gpio_21 4 GPIO_ACTIVE_LOW>,
|
|
<&pcf_hdmi 9 GPIO_ACTIVE_LOW>, /* P11 */
|
|
<&pcf_hdmi 10 GPIO_ACTIVE_LOW>; /* P12 */
|
|
dual_emac;
|
|
};
|
|
|
|
&cpsw_emac0 {
|
|
phy_id = <&davinci_mdio>, <2>;
|
|
phy-mode = "rgmii-id";
|
|
dual_emac_res_vlan = <1>;
|
|
};
|
|
|
|
&cpsw_emac1 {
|
|
phy_id = <&davinci_mdio>, <3>;
|
|
phy-mode = "rgmii-id";
|
|
dual_emac_res_vlan = <2>;
|
|
};
|
|
|
|
&davinci_mdio {
|
|
dp83867_0: ethernet-phy@2 {
|
|
reg = <2>;
|
|
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
|
|
ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
|
|
ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
|
|
ti,min-output-impedance;
|
|
ti,dp83867-rxctrl-strap-quirk;
|
|
};
|
|
|
|
dp83867_1: ethernet-phy@3 {
|
|
reg = <3>;
|
|
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_25_NS>;
|
|
ti,tx-internal-delay = <DP83867_RGMIIDCTL_250_PS>;
|
|
ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
|
|
ti,min-output-impedance;
|
|
ti,dp83867-rxctrl-strap-quirk;
|
|
};
|
|
};
|
|
|
|
/* No Sata on this device */
|
|
&sata_phy {
|
|
status = "disabled";
|
|
};
|
|
|
|
&sata {
|
|
status = "disabled";
|
|
};
|
|
|
|
/* No RTC on this device */
|
|
&rtc {
|
|
status = "disabled";
|
|
};
|
|
|
|
&usb2_phy1 {
|
|
phy-supply = <&lp8733_ldo1_reg>;
|
|
};
|
|
|
|
&usb2_phy2 {
|
|
phy-supply = <&lp8733_ldo1_reg>;
|
|
};
|
|
|
|
&dss {
|
|
/* Supplied by VDA_1V8_PLL */
|
|
vdda_video-supply = <&lp8732_ldo0_reg>;
|
|
};
|
|
|
|
&hdmi {
|
|
/* Supplied by VDA_1V8_PHY */
|
|
vdda_video-supply = <&lp8732_ldo1_reg>;
|
|
};
|