mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 11:06:39 +07:00
0efacbbaee
- Support for EZChip (now Mellanox) NPS-400 Network processor based on ARC700
http://www.mellanox.com/related-docs/prod_npu/PB_NPS-400.pdf
- NPS interrupt controller and clocksource drivers
- ARC timers probed off DT
- ARC iqrchips switching to linear domain (upgrade from legacy domains)
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1
iQIcBAABAgAGBQJXPVjYAAoJEGnX8d3iisJeMJQP/2fBHUqCVjxYMaU0XSy/rFiu
XItBxYfDHw+pXILgwZ1XPy0CNUxNhGmIG+0Scy+Uw9bDa64Eulked6QVsLlosOky
2rbmDAZf2/fnwFhASg9eY2Xm5B2jFvStzmTkOgAkGko5cCwF7WWZJhLiziSICvK/
l7I5yr0SSpn9xGbazeIxyqw16e4QuY+uCKXF12AoGOi+efpe1L7vrbu9WKELWQfJ
NreZjxC16je944POnE4hw4F11Tg+uvhgQAAlmFCUswIZwtnTjttrmMyflop86H3S
cItT1UV/ps24lD2ZZVIlI6Gdc/iKB0FSq7XTpTOAVI/ku5x2tWGmRb8aM5pxmCkX
r44dXW89P9JFhthWKS79FwXgwxIMMN3CniO+g4YnrpI23iu6O+kXGoQejwsE1NZ0
99+gXcUvEL1E5GZ7JfAdIvU741Y+y06fgXBs8Z+BGKzUNN5bI3PtuPeVNQwC38J7
lY8UegRW/elmiNiOilz+QZ5sGX/QVnN68UQNkBYHZRom/3vpzcMMZpTu5xgw5XqQ
CnCd0lD0tWICyiq6BXeNACBgQ6RX+KY9EECpVt05CTw5IxZQyGMAJwNqIuLw3Id3
j42IiJ3PHH1yS+TeWOYf2mEvXj8vyiQK6fssy6xZ0bPqRKaEqwAKeDEW2St9N9B4
0PhS1VwvL5RXsZx79/6e
=pnAx
-----END PGP SIGNATURE-----
Merge tag 'arc-4.7-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/vgupta/arc
Pull ARC updates from Vineet Gupta:
"We have a relatively big changeset for ARC for 4.7.
The highlight is support for EZChip (now Mellanox) NPS-400 network
processor, a 400-Gb throughput C-programmable packet processor based
on ARC700 cores from Synopsys. See
http://www.mellanox.com/related-docs/prod_npu/PB_NPS-400.pdf
Also present are irqchip and clocksource drivers for NPS as agreed
with respective maintainers to go via ARC tree due to an soc header
dependency. I have the needed ACKs from Jason, Marc, Daniel. You
might run into a trivial merge conflict in drivers/irqchip/*
This EZChip platform support required some deep changes in ARC
architecture code and also opportunity to cleanup past sins (legacy
irq domains, missing irq domain lookup, hard coded timer irqs...)
Summary:
- Support for EZChip (now Mellanox) NPS-400 Network processor based
on ARC700
- NPS interrupt controller and clocksource drivers
- ARC timers probed off DT
- ARC iqrchips switching to linear domain (upgrade from legacy
domains)"
* tag 'arc-4.7-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/vgupta/arc: (37 commits)
arc: axs103_smp: Fix CPU frequency to 100MHz for dual-core
arc: axs10x: Add DT bindings for I2S PLL Clock
ARC: pae: STRICT_MM_TYPECHECKS was broken
ARC: Add eznps platform to Kconfig and Makefile
ARC: [plat-eznps] Use dedicated COMMAND_LINE_SIZE
ARC: [plat-eznps] Use dedicated cpu_relax()
ARC: [plat-eznps] Use dedicated identity auxiliary register.
ARC: [plat-eznps] Use dedicated SMP barriers
ARC: [plat-eznps] Use dedicated atomic/bitops/cmpxchg
ARC: [plat-eznps] Use dedicated user stack top
ARC: [plat-eznps] Add eznps platform
ARC: [plat-eznps] Add eznps board defconfig and dts
ARC: Mark secondary cpu online only after all HW setup is done
ARC: rwlock: disable interrupts in !LLSC variant
ARC: Make vmalloc size configurable
ARC: clean out UAPI byteorder.h clean off Kconfig symbol
irqchip: add nps Internal and external irqchips
clocksource: Add NPS400 timers driver
soc: Support for EZchip SoC
Documentation: Add EZchip vendor to binding list
...
|
||
|---|---|---|
| .. | ||
| abilis,tb10x-ictl.txt | ||
| al,alpine-msix.txt | ||
| allwinner,sun4i-ic.txt | ||
| allwinner,sunxi-nmi.txt | ||
| arm,gic-v3.txt | ||
| arm,gic.txt | ||
| arm,versatile-fpga-irq.txt | ||
| arm,vic.txt | ||
| atmel,aic.txt | ||
| axis,crisv32-intc.txt | ||
| brcm,bcm2835-armctrl-ic.txt | ||
| brcm,bcm2836-l1-intc.txt | ||
| brcm,bcm3380-l2-intc.txt | ||
| brcm,bcm7038-l1-intc.txt | ||
| brcm,bcm7120-l2-intc.txt | ||
| brcm,l2-intc.txt | ||
| cdns,xtensa-mx.txt | ||
| cdns,xtensa-pic.txt | ||
| cirrus,clps711x-intc.txt | ||
| digicolor-ic.txt | ||
| ezchip,nps400-ic.txt | ||
| fsl,ls-scfg-msi.txt | ||
| hisilicon,mbigen-v2.txt | ||
| img,meta-intc.txt | ||
| img,pdc-intc.txt | ||
| ingenic,intc.txt | ||
| intel,ce4100-ioapic.txt | ||
| interrupts.txt | ||
| lsi,zevio-intc.txt | ||
| marvell,armada-370-xp-mpic.txt | ||
| marvell,odmi-controller.txt | ||
| marvell,orion-intc.txt | ||
| mediatek,sysirq.txt | ||
| microchip,pic32-evic.txt | ||
| mips-gic.txt | ||
| mrvl,intc.txt | ||
| msi.txt | ||
| nvidia,tegra-ictlr.txt | ||
| nxp,lpc3220-mic.txt | ||
| open-pic.txt | ||
| opencores,or1k-pic.txt | ||
| qca,ath79-cpu-intc.txt | ||
| qca,ath79-misc-intc.txt | ||
| renesas,h8s-intc.txt | ||
| renesas,h8300h-intc.txt | ||
| renesas,intc-irqpin.txt | ||
| renesas,irqc.txt | ||
| samsung,exynos4210-combiner.txt | ||
| samsung,s3c24xx-irq.txt | ||
| sigma,smp8642-intc.txt | ||
| snps,arc700-intc.txt | ||
| snps,archs-idu-intc.txt | ||
| snps,archs-intc.txt | ||
| snps,dw-apb-ictl.txt | ||
| st,spear3xx-shirq.txt | ||
| st,sti-irq-syscfg.txt | ||
| technologic,ts4800.txt | ||
| ti,c64x+megamod-pic.txt | ||
| ti,cp-intc.txt | ||
| ti,keystone-irq.txt | ||
| ti,omap2-intc.txt | ||
| ti,omap4-wugen-mpu | ||
| ti,omap-intc-irq.txt | ||
| via,vt8500-intc.txt | ||