AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-28 11:18:45 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity

drm/amdgpu: change pp_dpm clk/mclk/pcie input format.

Browse Source 
1. support more than 8 values when setting get_pp_dpm_mclk/
sclk/pcie, the former design just parse command format like
"echo xxxx >　pp_dpm_sclk" and current can parse "echo xx xxx
 xxxx > pp_dpm_sclk" whose operation is more user-friendly
and convinent and can offer more values;
2. be compatible with former design like "xx".
3. add DOC: pp_dpm_sclk pp_dpm_mclk pp_dpm_pcie
Bug:KFD-385

Signed-off-by: welu <wei.lu2@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
welu 2018-04-24 09:13:20 -04:00 committed by Alex Deucher
parent 38610f15a7
commit 48edde3959
1 changed files with 59 additions and 44 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

67
drivers/gpu/drm/amd/amdgpu/amdgpu_pm.c
View File

@ -574,10 +574,10 @@ static ssize_t amdgpu_get_pp_od_clk_voltage(struct device *dev,
* the power state and the clock information for those levels. * the power state and the clock information for those levels.
* *
* To manually adjust these states, first select manual using * To manually adjust these states, first select manual using
* power_dpm_force_performance_level. Writing a string of the level * power_dpm_force_performance_level.
* numbers to the file will select which levels you want to enable. * Secondly,Enter a new value for each level by inputing a string that
* E.g., writing 456 to the file will enable levels 4, 5, and 6. * contains " echo xx xx xx > pp_dpm_sclk/mclk/pcie"
* * E.g., echo 4 5 6 to > pp_dpm_sclk will enable sclk levels 4, 5, and 6.
*/ */
static ssize_t amdgpu_get_pp_dpm_sclk(struct device *dev, static ssize_t amdgpu_get_pp_dpm_sclk(struct device *dev,
@ -602,14 +602,17 @@ static ssize_t amdgpu_set_pp_dpm_sclk(struct device *dev,
struct amdgpu_device *adev = ddev->dev_private; struct amdgpu_device *adev = ddev->dev_private;
int ret; int ret;
long level; long level;
uint32_t i, mask = 0; uint32_t mask = 0;
char sub_str[2]; char *sub_str = NULL;
char *tmp;
char buf_cpy[count];
const char delimiter[3] = {' ', '\n', '\0'};
for (i = 0; i < strlen(buf); i++) { memcpy(buf_cpy, buf, count+1);
if (*(buf + i) == '\n') tmp = buf_cpy;
continue; while (tmp[0]) {
sub_str[0] = *(buf + i); sub_str = strsep(&tmp, delimiter);
sub_str[1] = '\0'; if (strlen(sub_str)) {
ret = kstrtol(sub_str, 0, &level); ret = kstrtol(sub_str, 0, &level);
if (ret) { if (ret) {
@ -617,8 +620,9 @@ static ssize_t amdgpu_set_pp_dpm_sclk(struct device *dev,
goto fail; goto fail;
} }
mask |= 1 << level; mask |= 1 << level;
} else
break;
} }
if (adev->powerplay.pp_funcs->force_clock_level) if (adev->powerplay.pp_funcs->force_clock_level)
amdgpu_dpm_force_clock_level(adev, PP_SCLK, mask); amdgpu_dpm_force_clock_level(adev, PP_SCLK, mask);
@ -648,14 +652,17 @@ static ssize_t amdgpu_set_pp_dpm_mclk(struct device *dev,
struct amdgpu_device *adev = ddev->dev_private; struct amdgpu_device *adev = ddev->dev_private;
int ret; int ret;
long level; long level;
uint32_t i, mask = 0; uint32_t mask = 0;
char sub_str[2]; char *sub_str = NULL;
char *tmp;
char buf_cpy[count];
const char delimiter[3] = {' ', '\n', '\0'};
for (i = 0; i < strlen(buf); i++) { memcpy(buf_cpy, buf, count+1);
if (*(buf + i) == '\n') tmp = buf_cpy;
continue; while (tmp[0]) {
sub_str[0] = *(buf + i); sub_str = strsep(&tmp, delimiter);
sub_str[1] = '\0'; if (strlen(sub_str)) {
ret = kstrtol(sub_str, 0, &level); ret = kstrtol(sub_str, 0, &level);
if (ret) { if (ret) {
@ -663,6 +670,8 @@ static ssize_t amdgpu_set_pp_dpm_mclk(struct device *dev,
goto fail; goto fail;
} }
mask |= 1 << level; mask |= 1 << level;
} else
break;
} }
if (adev->powerplay.pp_funcs->force_clock_level) if (adev->powerplay.pp_funcs->force_clock_level)
amdgpu_dpm_force_clock_level(adev, PP_MCLK, mask); amdgpu_dpm_force_clock_level(adev, PP_MCLK, mask);
@ -693,14 +702,18 @@ static ssize_t amdgpu_set_pp_dpm_pcie(struct device *dev,
struct amdgpu_device *adev = ddev->dev_private; struct amdgpu_device *adev = ddev->dev_private;
int ret; int ret;
long level; long level;
uint32_t i, mask = 0; uint32_t mask = 0;
char sub_str[2]; char *sub_str = NULL;
char *tmp;
char buf_cpy[count];
const char delimiter[3] = {' ', '\n', '\0'};
for (i = 0; i < strlen(buf); i++) { memcpy(buf_cpy, buf, count+1);
if (*(buf + i) == '\n') tmp = buf_cpy;
continue;
sub_str[0] = *(buf + i); while (tmp[0]) {
sub_str[1] = '\0'; sub_str = strsep(&tmp, delimiter);
if (strlen(sub_str)) {
ret = kstrtol(sub_str, 0, &level); ret = kstrtol(sub_str, 0, &level);
if (ret) { if (ret) {
@ -708,6 +721,8 @@ static ssize_t amdgpu_set_pp_dpm_pcie(struct device *dev,
goto fail; goto fail;
} }
mask |= 1 << level; mask |= 1 << level;
} else
break;
} }
if (adev->powerplay.pp_funcs->force_clock_level) if (adev->powerplay.pp_funcs->force_clock_level)
amdgpu_dpm_force_clock_level(adev, PP_PCIE, mask); amdgpu_dpm_force_clock_level(adev, PP_PCIE, mask);