2018-03-15 18:03:52 +07:00
|
|
|
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
2017-01-02 21:58:52 +07:00
|
|
|
/*
|
|
|
|
* Device Tree include file for SolidRun Clearfog 88F6828 based boards
|
|
|
|
*
|
|
|
|
* Copyright (C) 2015 Russell King
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "armada-388.dtsi"
|
|
|
|
#include "armada-38x-solidrun-microsom.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
aliases {
|
|
|
|
/* So that mvebu u-boot can update the MAC addresses */
|
|
|
|
ethernet1 = ð0;
|
|
|
|
ethernet2 = ð1;
|
|
|
|
ethernet3 = ð2;
|
|
|
|
};
|
|
|
|
|
|
|
|
chosen {
|
|
|
|
stdout-path = "serial0:115200n8";
|
|
|
|
};
|
|
|
|
|
|
|
|
reg_3p3v: regulator-3p3v {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "3P3V";
|
|
|
|
regulator-min-microvolt = <3300000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
internal-regs {
|
|
|
|
sata@a8000 {
|
|
|
|
/* pinctrl? */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
sata@e0000 {
|
|
|
|
/* pinctrl? */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
sdhci@d8000 {
|
|
|
|
bus-width = <4>;
|
|
|
|
cd-gpios = <&gpio0 20 GPIO_ACTIVE_LOW>;
|
|
|
|
no-1-8-v;
|
|
|
|
pinctrl-0 = <µsom_sdhci_pins
|
|
|
|
&clearfog_sdhci_cd_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
2018-08-22 02:12:33 +07:00
|
|
|
vmmc-supply = <®_3p3v>;
|
2017-01-02 21:58:52 +07:00
|
|
|
wp-inverted;
|
|
|
|
};
|
|
|
|
|
|
|
|
usb@58000 {
|
|
|
|
/* CON3, nearest power. */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb3@f8000 {
|
|
|
|
/* CON7 */
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-07-27 04:09:37 +07:00
|
|
|
pcie {
|
2017-01-02 21:58:52 +07:00
|
|
|
status = "okay";
|
|
|
|
/*
|
|
|
|
* The two PCIe units are accessible through
|
|
|
|
* the mini-PCIe connectors on the board.
|
|
|
|
*/
|
|
|
|
pcie@2,0 {
|
|
|
|
/* Port 1, Lane 0. CON3, nearest power. */
|
|
|
|
reset-gpios = <&expander0 1 GPIO_ACTIVE_LOW>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
2018-02-27 23:02:02 +07:00
|
|
|
|
|
|
|
sfp: sfp {
|
|
|
|
compatible = "sff,sfp";
|
|
|
|
i2c-bus = <&i2c1>;
|
|
|
|
los-gpio = <&expander0 12 GPIO_ACTIVE_HIGH>;
|
|
|
|
mod-def0-gpio = <&expander0 15 GPIO_ACTIVE_LOW>;
|
|
|
|
tx-disable-gpio = <&expander0 14 GPIO_ACTIVE_HIGH>;
|
|
|
|
tx-fault-gpio = <&expander0 13 GPIO_ACTIVE_HIGH>;
|
|
|
|
maximum-power-milliwatt = <2000>;
|
|
|
|
};
|
2017-01-02 21:58:52 +07:00
|
|
|
};
|
|
|
|
|
2017-01-02 22:27:26 +07:00
|
|
|
ð1 {
|
|
|
|
/* ethernet@30000 */
|
|
|
|
bm,pool-long = <2>;
|
|
|
|
bm,pool-short = <1>;
|
|
|
|
buffer-manager = <&bm>;
|
2019-02-07 23:19:31 +07:00
|
|
|
phys = <&comphy1 1>;
|
2017-01-02 22:27:26 +07:00
|
|
|
phy-mode = "sgmii";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
ð2 {
|
|
|
|
/* ethernet@34000 */
|
|
|
|
bm,pool-long = <3>;
|
|
|
|
bm,pool-short = <1>;
|
|
|
|
buffer-manager = <&bm>;
|
2018-02-27 23:02:02 +07:00
|
|
|
managed = "in-band-status";
|
2019-02-07 23:19:31 +07:00
|
|
|
phys = <&comphy5 2>;
|
2017-01-02 22:27:26 +07:00
|
|
|
phy-mode = "sgmii";
|
2018-02-27 23:02:02 +07:00
|
|
|
sfp = <&sfp>;
|
2017-01-02 22:27:26 +07:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2017-01-02 22:27:21 +07:00
|
|
|
&i2c0 {
|
2018-02-27 23:01:57 +07:00
|
|
|
clock-frequency = <400000>;
|
2017-01-02 22:27:21 +07:00
|
|
|
pinctrl-0 = <&i2c0_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
/*
|
|
|
|
* PCA9655 GPIO expander, up to 1MHz clock.
|
|
|
|
* 0-CON3 CLKREQ#
|
|
|
|
* 1-CON3 PERST#
|
|
|
|
* 2-
|
|
|
|
* 3-CON3 W_DISABLE
|
|
|
|
* 4-
|
|
|
|
* 5-USB3 overcurrent
|
|
|
|
* 6-USB3 power
|
|
|
|
* 7-
|
|
|
|
* 8-JP4 P1
|
|
|
|
* 9-JP4 P4
|
|
|
|
* 10-JP4 P5
|
|
|
|
* 11-m.2 DEVSLP
|
|
|
|
* 12-SFP_LOS
|
|
|
|
* 13-SFP_TX_FAULT
|
|
|
|
* 14-SFP_TX_DISABLE
|
|
|
|
* 15-SFP_MOD_DEF0
|
|
|
|
*/
|
|
|
|
expander0: gpio-expander@20 {
|
|
|
|
/*
|
|
|
|
* This is how it should be:
|
|
|
|
* compatible = "onnn,pca9655", "nxp,pca9555";
|
|
|
|
* but you can't do this because of the way I2C works.
|
|
|
|
*/
|
|
|
|
compatible = "nxp,pca9555";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
reg = <0x20>;
|
|
|
|
|
|
|
|
pcie1_0_clkreq {
|
|
|
|
gpio-hog;
|
|
|
|
gpios = <0 GPIO_ACTIVE_LOW>;
|
|
|
|
input;
|
|
|
|
line-name = "pcie1.0-clkreq";
|
|
|
|
};
|
|
|
|
pcie1_0_w_disable {
|
|
|
|
gpio-hog;
|
|
|
|
gpios = <3 GPIO_ACTIVE_LOW>;
|
|
|
|
output-low;
|
|
|
|
line-name = "pcie1.0-w-disable";
|
|
|
|
};
|
|
|
|
usb3_ilimit {
|
|
|
|
gpio-hog;
|
|
|
|
gpios = <5 GPIO_ACTIVE_LOW>;
|
|
|
|
input;
|
|
|
|
line-name = "usb3-current-limit";
|
|
|
|
};
|
|
|
|
usb3_power {
|
|
|
|
gpio-hog;
|
|
|
|
gpios = <6 GPIO_ACTIVE_HIGH>;
|
|
|
|
output-high;
|
|
|
|
line-name = "usb3-power";
|
|
|
|
};
|
|
|
|
m2_devslp {
|
|
|
|
gpio-hog;
|
|
|
|
gpios = <11 GPIO_ACTIVE_HIGH>;
|
|
|
|
output-low;
|
|
|
|
line-name = "m.2 devslp";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2018-02-27 23:01:57 +07:00
|
|
|
/* The MCP3021 supports standard and fast modes */
|
2017-01-02 22:27:21 +07:00
|
|
|
mikrobus_adc: mcp3021@4c {
|
|
|
|
compatible = "microchip,mcp3021";
|
|
|
|
reg = <0x4c>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&i2c1 {
|
|
|
|
/*
|
|
|
|
* Routed to SFP, mikrobus, and PCIe.
|
|
|
|
* SFP limits this to 100kHz, and requires an AT24C01A/02/04 with
|
|
|
|
* address pins tied low, which takes addresses 0x50 and 0x51.
|
|
|
|
* Mikrobus doesn't specify beyond an I2C bus being present.
|
|
|
|
* PCIe uses ARP to assign addresses, or 0x63-0x64.
|
|
|
|
*/
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
pinctrl-0 = <&clearfog_i2c1_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2017-01-02 22:27:16 +07:00
|
|
|
&pinctrl {
|
|
|
|
clearfog_i2c1_pins: i2c1-pins {
|
|
|
|
/* SFP, PCIe, mSATA, mikrobus */
|
|
|
|
marvell,pins = "mpp26", "mpp27";
|
|
|
|
marvell,function = "i2c1";
|
|
|
|
};
|
|
|
|
clearfog_sdhci_cd_pins: clearfog-sdhci-cd-pins {
|
|
|
|
marvell,pins = "mpp20";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
mikro_pins: mikro-pins {
|
|
|
|
/* int: mpp22 rst: mpp29 */
|
|
|
|
marvell,pins = "mpp22", "mpp29";
|
|
|
|
marvell,function = "gpio";
|
|
|
|
};
|
|
|
|
mikro_spi_pins: mikro-spi-pins {
|
|
|
|
marvell,pins = "mpp43";
|
|
|
|
marvell,function = "spi1";
|
|
|
|
};
|
|
|
|
mikro_uart_pins: mikro-uart-pins {
|
|
|
|
marvell,pins = "mpp24", "mpp25";
|
|
|
|
marvell,function = "ua1";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-01-02 21:58:52 +07:00
|
|
|
&spi1 {
|
|
|
|
/*
|
|
|
|
* Add SPI CS pins for clearfog:
|
2018-06-28 14:13:35 +07:00
|
|
|
* CS0: W25Q32
|
2017-01-02 21:59:07 +07:00
|
|
|
* CS1: PIC microcontroller (Pro models)
|
2017-01-02 21:58:52 +07:00
|
|
|
* CS2: mikrobus
|
|
|
|
*/
|
2017-01-02 21:59:07 +07:00
|
|
|
pinctrl-0 = <&spi1_pins &mikro_spi_pins>;
|
2017-01-02 21:58:52 +07:00
|
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
};
|
2017-01-02 22:27:32 +07:00
|
|
|
|
|
|
|
&uart1 {
|
|
|
|
/* mikrobus uart */
|
|
|
|
pinctrl-0 = <&mikro_uart_pins>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
status = "okay";
|
|
|
|
};
|