mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
51 lines
769 B
Plaintext
51 lines
769 B
Plaintext
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
/*
|
||
|
* Copyright (c) 2019 Linaro Ltd.
|
||
|
* Author: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
|
||
|
*/
|
||
|
|
||
|
/dts-v1/;
|
||
|
|
||
|
#include "bm1880.dtsi"
|
||
|
|
||
|
/ {
|
||
|
compatible = "bitmain,sophon-edge", "bitmain,bm1880";
|
||
|
model = "Sophon Edge";
|
||
|
|
||
|
aliases {
|
||
|
serial0 = &uart0;
|
||
|
serial1 = &uart2;
|
||
|
serial2 = &uart1;
|
||
|
};
|
||
|
|
||
|
chosen {
|
||
|
stdout-path = "serial0:115200n8";
|
||
|
};
|
||
|
|
||
|
memory@0 {
|
||
|
device_type = "memory";
|
||
|
reg = <0x1 0x00000000 0x0 0x40000000>; // 1GB
|
||
|
};
|
||
|
|
||
|
uart_clk: uart-clk {
|
||
|
compatible = "fixed-clock";
|
||
|
clock-frequency = <500000000>;
|
||
|
#clock-cells = <0>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&uart0 {
|
||
|
status = "okay";
|
||
|
clocks = <&uart_clk>;
|
||
|
};
|
||
|
|
||
|
&uart1 {
|
||
|
status = "okay";
|
||
|
clocks = <&uart_clk>;
|
||
|
};
|
||
|
|
||
|
&uart2 {
|
||
|
status = "okay";
|
||
|
clocks = <&uart_clk>;
|
||
|
};
|