2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 1999 Cort Dougan <cort@cs.nmt.edu>
|
|
|
|
|
*/
|
2005-09-22 04:52:55 +07:00
|
|
|
#ifndef _ASM_POWERPC_HW_IRQ_H
|
|
|
|
|
#define _ASM_POWERPC_HW_IRQ_H
|
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#ifdef __KERNEL__
|
|
|
|
|
|
|
|
|
|
#include <linux/errno.h>
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
#include <linux/compiler.h>
|
2005-09-22 04:52:55 +07:00
|
|
|
#include <asm/ptrace.h>
|
|
|
|
|
#include <asm/processor.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2005-09-19 21:30:27 +07:00
|
|
|
extern void timer_interrupt(struct pt_regs *);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
#ifdef CONFIG_PPC64
|
|
|
|
|
#include <asm/paca.h>
|
|
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline unsigned long arch_local_save_flags(void)
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
{
|
2006-11-11 04:32:40 +07:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
asm volatile(
|
|
|
|
|
"lbz %0,%1(13)"
|
|
|
|
|
: "=r" (flags)
|
|
|
|
|
: "i" (offsetof(struct paca_struct, soft_enabled)));
|
2006-11-11 04:32:40 +07:00
|
|
|
|
|
|
|
|
return flags;
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
}
|
|
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline unsigned long arch_local_irq_disable(void)
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
{
|
2006-11-11 04:32:40 +07:00
|
|
|
unsigned long flags, zero;
|
|
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
asm volatile(
|
|
|
|
|
"li %1,0; lbz %0,%2(13); stb %1,%2(13)"
|
|
|
|
|
: "=r" (flags), "=&r" (zero)
|
|
|
|
|
: "i" (offsetof(struct paca_struct, soft_enabled))
|
|
|
|
|
: "memory");
|
2006-11-11 04:32:40 +07:00
|
|
|
|
|
|
|
|
return flags;
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
extern void arch_local_irq_restore(unsigned long);
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
extern void iseries_handle_interrupts(void);
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline void arch_local_irq_enable(void)
|
|
|
|
|
{
|
|
|
|
|
arch_local_irq_restore(1);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline unsigned long arch_local_irq_save(void)
|
|
|
|
|
{
|
|
|
|
|
return arch_local_irq_disable();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline bool arch_irqs_disabled_flags(unsigned long flags)
|
|
|
|
|
{
|
|
|
|
|
return flags == 0;
|
|
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline bool arch_irqs_disabled(void)
|
|
|
|
|
{
|
|
|
|
|
return arch_irqs_disabled_flags(arch_local_save_flags());
|
|
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2009-07-24 06:15:59 +07:00
|
|
|
#ifdef CONFIG_PPC_BOOK3E
|
2010-10-07 20:08:55 +07:00
|
|
|
#define __hard_irq_enable() asm volatile("wrteei 1" : : : "memory");
|
|
|
|
|
#define __hard_irq_disable() asm volatile("wrteei 0" : : : "memory");
|
2009-07-24 06:15:59 +07:00
|
|
|
#else
|
2007-05-11 12:22:45 +07:00
|
|
|
#define __hard_irq_enable() __mtmsrd(mfmsr() | MSR_EE, 1)
|
|
|
|
|
#define __hard_irq_disable() __mtmsrd(mfmsr() & ~MSR_EE, 1)
|
2009-07-24 06:15:59 +07:00
|
|
|
#endif
|
2007-05-11 12:22:45 +07:00
|
|
|
|
|
|
|
|
#define hard_irq_disable() \
|
|
|
|
|
do { \
|
|
|
|
|
__hard_irq_disable(); \
|
|
|
|
|
get_paca()->soft_enabled = 0; \
|
|
|
|
|
get_paca()->hard_enabled = 0; \
|
|
|
|
|
} while(0)
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
#else /* CONFIG_PPC64 */
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2005-09-22 04:52:55 +07:00
|
|
|
#define SET_MSR_EE(x) mtmsr(x)
|
2010-10-07 20:08:55 +07:00
|
|
|
|
|
|
|
|
static inline unsigned long arch_local_save_flags(void)
|
|
|
|
|
{
|
|
|
|
|
return mfmsr();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void arch_local_irq_restore(unsigned long flags)
|
|
|
|
|
{
|
|
|
|
|
#if defined(CONFIG_BOOKE)
|
|
|
|
|
asm volatile("wrtee %0" : : "r" (flags) : "memory");
|
2005-09-22 04:52:55 +07:00
|
|
|
#else
|
2010-10-07 20:08:55 +07:00
|
|
|
mtmsr(flags);
|
2005-09-22 04:52:55 +07:00
|
|
|
#endif
|
2010-10-07 20:08:55 +07:00
|
|
|
}
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline unsigned long arch_local_irq_save(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2010-10-07 20:08:55 +07:00
|
|
|
unsigned long flags = arch_local_save_flags();
|
2005-09-22 04:52:55 +07:00
|
|
|
#ifdef CONFIG_BOOKE
|
2010-10-07 20:08:55 +07:00
|
|
|
asm volatile("wrteei 0" : : : "memory");
|
2005-09-22 04:52:55 +07:00
|
|
|
#else
|
2010-10-07 20:08:55 +07:00
|
|
|
SET_MSR_EE(flags & ~MSR_EE);
|
2005-09-22 04:52:55 +07:00
|
|
|
#endif
|
2010-10-07 20:08:55 +07:00
|
|
|
return flags;
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline void arch_local_irq_disable(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2005-09-22 04:52:55 +07:00
|
|
|
#ifdef CONFIG_BOOKE
|
2010-10-07 20:08:55 +07:00
|
|
|
asm volatile("wrteei 0" : : : "memory");
|
2005-09-22 04:52:55 +07:00
|
|
|
#else
|
2010-10-07 20:08:55 +07:00
|
|
|
arch_local_irq_save();
|
2005-09-22 04:52:55 +07:00
|
|
|
#endif
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline void arch_local_irq_enable(void)
|
2005-04-17 05:20:36 +07:00
|
|
|
{
|
2005-09-22 04:52:55 +07:00
|
|
|
#ifdef CONFIG_BOOKE
|
2010-10-07 20:08:55 +07:00
|
|
|
asm volatile("wrteei 1" : : : "memory");
|
2005-09-22 04:52:55 +07:00
|
|
|
#else
|
2010-10-07 20:08:55 +07:00
|
|
|
unsigned long msr = mfmsr();
|
|
|
|
|
SET_MSR_EE(msr | MSR_EE);
|
2005-09-22 04:52:55 +07:00
|
|
|
#endif
|
2005-04-17 05:20:36 +07:00
|
|
|
}
|
|
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline bool arch_irqs_disabled_flags(unsigned long flags)
|
2008-05-15 10:49:43 +07:00
|
|
|
{
|
|
|
|
|
return (flags & MSR_EE) == 0;
|
|
|
|
|
}
|
|
|
|
|
|
2010-10-07 20:08:55 +07:00
|
|
|
static inline bool arch_irqs_disabled(void)
|
|
|
|
|
{
|
|
|
|
|
return arch_irqs_disabled_flags(arch_local_save_flags());
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define hard_irq_disable() arch_local_irq_disable()
|
|
|
|
|
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 13:47:49 +07:00
|
|
|
#endif /* CONFIG_PPC64 */
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2011-01-21 13:12:28 +07:00
|
|
|
#define ARCH_IRQ_INIT_FLAGS IRQ_NOREQUEST
|
|
|
|
|
|
2006-06-29 16:24:44 +07:00
|
|
|
/*
|
|
|
|
|
* interrupt-retrigger: should we handle this via lost interrupts and IPIs
|
|
|
|
|
* or should we not care like we do now ? --BenH.
|
2005-04-17 05:20:36 +07:00
|
|
|
*/
|
2009-03-10 21:46:30 +07:00
|
|
|
struct irq_chip;
|
2005-09-22 04:52:55 +07:00
|
|
|
|
|
|
|
|
#endif /* __KERNEL__ */
|
|
|
|
|
#endif /* _ASM_POWERPC_HW_IRQ_H */
|