2010-01-22 07:53:02 +07:00
|
|
|
if ARCH_TEGRA
|
|
|
|
|
|
|
|
comment "NVIDIA Tegra options"
|
|
|
|
|
|
|
|
config ARCH_TEGRA_2x_SOC
|
2011-12-14 22:03:25 +07:00
|
|
|
bool "Enable support for Tegra20 family"
|
2010-01-22 07:53:02 +07:00
|
|
|
select CPU_V7
|
|
|
|
select ARM_GIC
|
2010-03-16 09:40:06 +07:00
|
|
|
select ARCH_REQUIRE_GPIOLIB
|
2012-02-02 04:04:48 +07:00
|
|
|
select PINCTRL
|
|
|
|
select PINCTRL_TEGRA20
|
2011-03-10 07:28:55 +07:00
|
|
|
select USB_ARCH_HAS_EHCI if USB_SUPPORT
|
2012-03-03 05:26:00 +07:00
|
|
|
select USB_ULPI if USB
|
2011-03-10 07:28:55 +07:00
|
|
|
select USB_ULPI_VIEWPORT if USB_SUPPORT
|
2012-02-15 03:39:39 +07:00
|
|
|
select ARM_ERRATA_720789
|
|
|
|
select ARM_ERRATA_742230
|
|
|
|
select ARM_ERRATA_751472
|
|
|
|
select ARM_ERRATA_754327
|
|
|
|
select ARM_ERRATA_764369
|
|
|
|
select PL310_ERRATA_727915 if CACHE_L2X0
|
|
|
|
select PL310_ERRATA_769419 if CACHE_L2X0
|
2012-03-03 03:58:28 +07:00
|
|
|
select CPU_FREQ_TABLE if CPU_FREQ
|
2010-01-22 07:53:02 +07:00
|
|
|
help
|
|
|
|
Support for NVIDIA Tegra AP20 and T20 processors, based on the
|
|
|
|
ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
|
|
|
|
|
2011-12-14 22:03:25 +07:00
|
|
|
config ARCH_TEGRA_3x_SOC
|
|
|
|
bool "Enable support for Tegra30 family"
|
|
|
|
select CPU_V7
|
|
|
|
select ARM_GIC
|
|
|
|
select ARCH_REQUIRE_GPIOLIB
|
2012-02-02 04:04:48 +07:00
|
|
|
select PINCTRL
|
|
|
|
select PINCTRL_TEGRA30
|
2011-12-14 22:03:25 +07:00
|
|
|
select USB_ARCH_HAS_EHCI if USB_SUPPORT
|
2012-03-03 05:26:00 +07:00
|
|
|
select USB_ULPI if USB
|
2011-12-14 22:03:25 +07:00
|
|
|
select USB_ULPI_VIEWPORT if USB_SUPPORT
|
|
|
|
select USE_OF
|
2012-02-15 03:39:39 +07:00
|
|
|
select ARM_ERRATA_743622
|
|
|
|
select ARM_ERRATA_751472
|
|
|
|
select ARM_ERRATA_754322
|
|
|
|
select ARM_ERRATA_764369
|
|
|
|
select PL310_ERRATA_769419 if CACHE_L2X0
|
2012-03-03 03:58:28 +07:00
|
|
|
select CPU_FREQ_TABLE if CPU_FREQ
|
2011-12-14 22:03:25 +07:00
|
|
|
help
|
|
|
|
Support for NVIDIA Tegra T30 processor family, based on the
|
|
|
|
ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
|
2010-01-22 07:53:02 +07:00
|
|
|
|
2010-09-27 16:26:33 +07:00
|
|
|
config TEGRA_PCI
|
|
|
|
bool "PCI Express support"
|
2011-12-14 22:03:14 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2010-09-27 16:26:33 +07:00
|
|
|
select PCI
|
|
|
|
|
2010-01-22 07:53:02 +07:00
|
|
|
comment "Tegra board type"
|
|
|
|
|
|
|
|
config MACH_HARMONY
|
|
|
|
bool "Harmony board"
|
2011-12-14 22:03:14 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2011-07-26 15:15:59 +07:00
|
|
|
select MACH_HAS_SND_SOC_TEGRA_WM8903 if SND_SOC
|
2010-01-22 07:53:02 +07:00
|
|
|
help
|
|
|
|
Support for nVidia Harmony development platform
|
|
|
|
|
2011-02-20 08:25:32 +07:00
|
|
|
config MACH_KAEN
|
|
|
|
bool "Kaen board"
|
2011-12-14 22:03:14 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2011-02-20 08:25:32 +07:00
|
|
|
select MACH_SEABOARD
|
2011-07-26 15:15:59 +07:00
|
|
|
select MACH_HAS_SND_SOC_TEGRA_WM8903 if SND_SOC
|
2011-02-20 08:25:32 +07:00
|
|
|
help
|
|
|
|
Support for the Kaen version of Seaboard
|
|
|
|
|
2011-03-08 03:01:31 +07:00
|
|
|
config MACH_PAZ00
|
|
|
|
bool "Paz00 board"
|
2011-12-14 22:03:14 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2011-03-08 03:01:31 +07:00
|
|
|
help
|
|
|
|
Support for the Toshiba AC100/Dynabook AZ netbook
|
|
|
|
|
2011-02-20 08:25:32 +07:00
|
|
|
config MACH_SEABOARD
|
|
|
|
bool "Seaboard board"
|
2011-12-14 22:03:14 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2011-07-26 15:15:59 +07:00
|
|
|
select MACH_HAS_SND_SOC_TEGRA_WM8903 if SND_SOC
|
2011-02-20 08:25:32 +07:00
|
|
|
help
|
|
|
|
Support for nVidia Seaboard development platform. It will
|
|
|
|
also be included for some of the derivative boards that
|
|
|
|
have large similarities with the seaboard design.
|
|
|
|
|
2011-07-20 06:26:54 +07:00
|
|
|
config MACH_TEGRA_DT
|
2011-12-14 22:03:18 +07:00
|
|
|
bool "Generic Tegra20 board (FDT support)"
|
2011-12-20 02:24:04 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2011-07-20 06:26:54 +07:00
|
|
|
select USE_OF
|
|
|
|
help
|
2011-12-14 22:03:18 +07:00
|
|
|
Support for generic NVIDIA Tegra20 boards using Flattened Device Tree
|
2011-07-20 06:26:54 +07:00
|
|
|
|
2011-02-07 15:10:53 +07:00
|
|
|
config MACH_TRIMSLICE
|
|
|
|
bool "TrimSlice board"
|
2011-12-14 22:03:14 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2011-02-07 15:10:53 +07:00
|
|
|
select TEGRA_PCI
|
|
|
|
help
|
|
|
|
Support for CompuLab TrimSlice platform
|
|
|
|
|
2011-02-20 08:25:32 +07:00
|
|
|
config MACH_WARIO
|
|
|
|
bool "Wario board"
|
2011-12-14 22:03:14 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2011-02-20 08:25:32 +07:00
|
|
|
select MACH_SEABOARD
|
|
|
|
help
|
|
|
|
Support for the Wario version of Seaboard
|
|
|
|
|
2011-10-12 18:53:05 +07:00
|
|
|
config MACH_VENTANA
|
|
|
|
bool "Ventana board"
|
2011-12-14 22:03:14 +07:00
|
|
|
depends on ARCH_TEGRA_2x_SOC
|
2011-10-12 18:53:05 +07:00
|
|
|
select MACH_TEGRA_DT
|
|
|
|
help
|
|
|
|
Support for the nVidia Ventana development platform
|
|
|
|
|
2010-01-22 07:53:02 +07:00
|
|
|
choice
|
2012-03-27 01:49:57 +07:00
|
|
|
prompt "Default low-level debug console UART"
|
2010-01-22 07:53:02 +07:00
|
|
|
default TEGRA_DEBUG_UART_NONE
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UART_NONE
|
|
|
|
bool "None"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTA
|
|
|
|
bool "UART-A"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTB
|
|
|
|
bool "UART-B"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTC
|
|
|
|
bool "UART-C"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTD
|
|
|
|
bool "UART-D"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UARTE
|
|
|
|
bool "UART-E"
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
2012-03-27 01:49:57 +07:00
|
|
|
choice
|
|
|
|
prompt "Automatic low-level debug console UART"
|
|
|
|
default TEGRA_DEBUG_UART_AUTO_NONE
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_NONE
|
|
|
|
bool "None"
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_ODMDATA
|
|
|
|
bool "Via ODMDATA"
|
|
|
|
help
|
|
|
|
Automatically determines which UART to use for low-level debug based
|
|
|
|
on the ODMDATA value. This value is part of the BCT, and is written
|
|
|
|
to the boot memory device using nvflash, or other flashing tool.
|
|
|
|
When bits 19:18 are 3, then bits 17:15 indicate which UART to use;
|
|
|
|
0/1/2/3/4 are UART A/B/C/D/E.
|
|
|
|
|
|
|
|
config TEGRA_DEBUG_UART_AUTO_SCRATCH
|
|
|
|
bool "Via UART scratch register"
|
|
|
|
help
|
|
|
|
Automatically determines which UART to use for low-level debug based
|
|
|
|
on the UART scratch register value. Some bootloaders put ASCII 'D'
|
|
|
|
in this register when they initialize their own console UART output.
|
|
|
|
Using this option allows the kernel to automatically pick the same
|
|
|
|
UART.
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
2010-04-06 03:16:42 +07:00
|
|
|
config TEGRA_SYSTEM_DMA
|
|
|
|
bool "Enable system DMA driver for NVIDIA Tegra SoCs"
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
Adds system DMA functionality for NVIDIA Tegra SoCs, used by
|
|
|
|
several Tegra device drivers
|
|
|
|
|
2011-02-13 09:22:49 +07:00
|
|
|
config TEGRA_EMC_SCALING_ENABLE
|
|
|
|
bool "Enable scaling the memory frequency"
|
2011-02-23 03:35:24 +07:00
|
|
|
|
|
|
|
endif
|