License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 21:07:57 +07:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* S390 low-level entry points.
|
|
|
|
*
|
2012-07-20 16:15:04 +07:00
|
|
|
* Copyright IBM Corp. 1999, 2012
|
2005-04-17 05:20:36 +07:00
|
|
|
* Author(s): Martin Schwidefsky (schwidefsky@de.ibm.com),
|
2006-09-28 21:56:37 +07:00
|
|
|
* Hartmut Penner (hp@de.ibm.com),
|
|
|
|
* Denis Joseph Barrow (djbarrow@de.ibm.com,barrow_dj@yahoo.com),
|
2005-06-26 04:55:30 +07:00
|
|
|
* Heiko Carstens <heiko.carstens@de.ibm.com>
|
2005-04-17 05:20:36 +07:00
|
|
|
*/
|
|
|
|
|
2008-02-05 22:50:40 +07:00
|
|
|
#include <linux/init.h>
|
2011-07-24 15:48:19 +07:00
|
|
|
#include <linux/linkage.h>
|
2018-03-26 20:27:36 +07:00
|
|
|
#include <asm/alternative-asm.h>
|
2012-09-05 18:26:11 +07:00
|
|
|
#include <asm/processor.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <asm/cache.h>
|
2017-10-12 18:24:48 +07:00
|
|
|
#include <asm/ctl_reg.h>
|
2018-02-19 17:27:09 +07:00
|
|
|
#include <asm/dwarf.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <asm/errno.h>
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
#include <asm/thread_info.h>
|
2005-09-10 01:57:26 +07:00
|
|
|
#include <asm/asm-offsets.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <asm/unistd.h>
|
|
|
|
#include <asm/page.h>
|
2012-06-04 20:05:43 +07:00
|
|
|
#include <asm/sigp.h>
|
2013-06-27 14:01:09 +07:00
|
|
|
#include <asm/irq.h>
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
#include <asm/vx-insn.h>
|
2015-10-01 22:02:48 +07:00
|
|
|
#include <asm/setup.h>
|
|
|
|
#include <asm/nmi.h>
|
2016-01-13 01:30:03 +07:00
|
|
|
#include <asm/export.h>
|
2018-04-20 21:49:46 +07:00
|
|
|
#include <asm/nospec-insn.h>
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2011-12-27 17:27:15 +07:00
|
|
|
__PT_R0 = __PT_GPRS
|
|
|
|
__PT_R1 = __PT_GPRS + 8
|
|
|
|
__PT_R2 = __PT_GPRS + 16
|
|
|
|
__PT_R3 = __PT_GPRS + 24
|
|
|
|
__PT_R4 = __PT_GPRS + 32
|
|
|
|
__PT_R5 = __PT_GPRS + 40
|
|
|
|
__PT_R6 = __PT_GPRS + 48
|
|
|
|
__PT_R7 = __PT_GPRS + 56
|
|
|
|
__PT_R8 = __PT_GPRS + 64
|
|
|
|
__PT_R9 = __PT_GPRS + 72
|
|
|
|
__PT_R10 = __PT_GPRS + 80
|
|
|
|
__PT_R11 = __PT_GPRS + 88
|
|
|
|
__PT_R12 = __PT_GPRS + 96
|
|
|
|
__PT_R13 = __PT_GPRS + 104
|
|
|
|
__PT_R14 = __PT_GPRS + 112
|
|
|
|
__PT_R15 = __PT_GPRS + 120
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2016-11-14 20:39:16 +07:00
|
|
|
STACK_SHIFT = PAGE_SHIFT + THREAD_SIZE_ORDER
|
2005-04-17 05:20:36 +07:00
|
|
|
STACK_SIZE = 1 << STACK_SHIFT
|
2013-04-24 15:20:43 +07:00
|
|
|
STACK_INIT = STACK_SIZE - STACK_FRAME_OVERHEAD - __PT_SIZE
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2014-09-22 21:39:06 +07:00
|
|
|
_TIF_WORK = (_TIF_SIGPENDING | _TIF_NOTIFY_RESUME | _TIF_NEED_RESCHED | \
|
2017-05-03 08:24:16 +07:00
|
|
|
_TIF_UPROBE | _TIF_GUARDED_STORAGE | _TIF_PATCH_PENDING)
|
2014-04-15 17:55:07 +07:00
|
|
|
_TIF_TRACE = (_TIF_SYSCALL_TRACE | _TIF_SYSCALL_AUDIT | _TIF_SECCOMP | \
|
|
|
|
_TIF_SYSCALL_TRACEPOINT)
|
2017-02-17 14:13:28 +07:00
|
|
|
_CIF_WORK = (_CIF_MCCK_PENDING | _CIF_ASCE_PRIMARY | \
|
|
|
|
_CIF_ASCE_SECONDARY | _CIF_FPU)
|
2017-06-07 19:10:24 +07:00
|
|
|
_PIF_WORK = (_PIF_PER_TRAP | _PIF_SYSCALL_RESTART)
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2018-03-26 20:23:33 +07:00
|
|
|
_LPP_OFFSET = __LC_LPP
|
|
|
|
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
#define BASED(name) name-cleanup_critical(%r13)
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-07-03 14:24:46 +07:00
|
|
|
.macro TRACE_IRQS_ON
|
2011-12-27 17:27:15 +07:00
|
|
|
#ifdef CONFIG_TRACE_IRQFLAGS
|
2010-05-17 15:00:02 +07:00
|
|
|
basr %r2,%r0
|
|
|
|
brasl %r14,trace_hardirqs_on_caller
|
2011-12-27 17:27:15 +07:00
|
|
|
#endif
|
2006-07-03 14:24:46 +07:00
|
|
|
.endm
|
|
|
|
|
|
|
|
.macro TRACE_IRQS_OFF
|
2011-12-27 17:27:15 +07:00
|
|
|
#ifdef CONFIG_TRACE_IRQFLAGS
|
2010-05-17 15:00:02 +07:00
|
|
|
basr %r2,%r0
|
|
|
|
brasl %r14,trace_hardirqs_off_caller
|
2007-11-20 17:13:32 +07:00
|
|
|
#endif
|
2011-12-27 17:27:15 +07:00
|
|
|
.endm
|
2007-11-20 17:13:32 +07:00
|
|
|
|
|
|
|
.macro LOCKDEP_SYS_EXIT
|
2011-12-27 17:27:15 +07:00
|
|
|
#ifdef CONFIG_LOCKDEP
|
|
|
|
tm __PT_PSW+1(%r11),0x01 # returning to user ?
|
|
|
|
jz .+10
|
2007-11-20 17:13:32 +07:00
|
|
|
brasl %r14,lockdep_sys_exit
|
2006-07-03 14:24:46 +07:00
|
|
|
#endif
|
2005-04-17 05:20:36 +07:00
|
|
|
.endm
|
|
|
|
|
2011-12-27 17:27:15 +07:00
|
|
|
.macro CHECK_STACK stacksize,savearea
|
2006-06-29 19:58:05 +07:00
|
|
|
#ifdef CONFIG_CHECK_STACK
|
2011-12-27 17:27:15 +07:00
|
|
|
tml %r15,\stacksize - CONFIG_STACK_GUARD
|
|
|
|
lghi %r14,\savearea
|
|
|
|
jz stack_overflow
|
2006-06-29 19:58:05 +07:00
|
|
|
#endif
|
|
|
|
.endm
|
|
|
|
|
2015-06-22 22:28:14 +07:00
|
|
|
.macro SWITCH_ASYNC savearea,timer
|
2011-12-27 17:27:15 +07:00
|
|
|
tmhh %r8,0x0001 # interrupting from user ?
|
|
|
|
jnz 1f
|
|
|
|
lgr %r14,%r9
|
|
|
|
slg %r14,BASED(.Lcritical_start)
|
|
|
|
clg %r14,BASED(.Lcritical_length)
|
2005-04-17 05:20:36 +07:00
|
|
|
jhe 0f
|
2011-12-27 17:27:15 +07:00
|
|
|
lghi %r11,\savearea # inside critical section, do cleanup
|
2005-04-17 05:20:36 +07:00
|
|
|
brasl %r14,cleanup_critical
|
2011-12-27 17:27:15 +07:00
|
|
|
tmhh %r8,0x0001 # retest problem state after cleanup
|
2005-04-17 05:20:36 +07:00
|
|
|
jnz 1f
|
2015-06-22 22:28:14 +07:00
|
|
|
0: lg %r14,__LC_ASYNC_STACK # are we already on the async stack?
|
2005-04-17 05:20:36 +07:00
|
|
|
slgr %r14,%r15
|
2015-06-22 22:28:14 +07:00
|
|
|
srag %r14,%r14,STACK_SHIFT
|
2015-06-22 22:27:48 +07:00
|
|
|
jnz 2f
|
2015-06-22 22:28:14 +07:00
|
|
|
CHECK_STACK 1<<STACK_SHIFT,\savearea
|
2013-04-24 15:20:43 +07:00
|
|
|
aghi %r15,-(STACK_FRAME_OVERHEAD + __PT_SIZE)
|
2015-06-22 22:27:48 +07:00
|
|
|
j 3f
|
2017-01-25 18:54:17 +07:00
|
|
|
1: UPDATE_VTIME %r14,%r15,\timer
|
2018-01-16 13:36:46 +07:00
|
|
|
BPENTER __TI_flags(%r12),_TIF_ISOLATE_BP
|
2015-06-22 22:28:14 +07:00
|
|
|
2: lg %r15,__LC_ASYNC_STACK # load async stack
|
2015-06-22 22:27:48 +07:00
|
|
|
3: la %r11,STACK_FRAME_OVERHEAD(%r15)
|
2006-09-28 21:56:37 +07:00
|
|
|
.endm
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2015-06-22 22:27:48 +07:00
|
|
|
.macro UPDATE_VTIME w1,w2,enter_timer
|
|
|
|
lg \w1,__LC_EXIT_TIMER
|
|
|
|
lg \w2,__LC_LAST_UPDATE_TIMER
|
|
|
|
slg \w1,\enter_timer
|
|
|
|
slg \w2,__LC_EXIT_TIMER
|
|
|
|
alg \w1,__LC_USER_TIMER
|
|
|
|
alg \w2,__LC_SYSTEM_TIMER
|
|
|
|
stg \w1,__LC_USER_TIMER
|
|
|
|
stg \w2,__LC_SYSTEM_TIMER
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __LC_LAST_UPDATE_TIMER(8),\enter_timer
|
2005-04-17 05:20:36 +07:00
|
|
|
.endm
|
|
|
|
|
2010-10-25 21:10:37 +07:00
|
|
|
.macro REENABLE_IRQS
|
2011-12-27 17:27:15 +07:00
|
|
|
stg %r8,__LC_RETURN_PSW
|
|
|
|
ni __LC_RETURN_PSW,0xbf
|
|
|
|
ssm __LC_RETURN_PSW
|
2010-10-25 21:10:37 +07:00
|
|
|
.endm
|
|
|
|
|
2012-05-09 21:27:39 +07:00
|
|
|
.macro STCK savearea
|
2012-05-14 15:35:22 +07:00
|
|
|
#ifdef CONFIG_HAVE_MARCH_Z9_109_FEATURES
|
2012-05-09 21:27:39 +07:00
|
|
|
.insn s,0xb27c0000,\savearea # store clock fast
|
|
|
|
#else
|
|
|
|
.insn s,0xb2050000,\savearea # store clock
|
|
|
|
#endif
|
|
|
|
.endm
|
|
|
|
|
2015-10-01 22:02:48 +07:00
|
|
|
/*
|
|
|
|
* The TSTMSK macro generates a test-under-mask instruction by
|
|
|
|
* calculating the memory offset for the specified mask value.
|
|
|
|
* Mask value can be any constant. The macro shifts the mask
|
|
|
|
* value to calculate the memory offset for the test-under-mask
|
|
|
|
* instruction.
|
|
|
|
*/
|
|
|
|
.macro TSTMSK addr, mask, size=8, bytepos=0
|
|
|
|
.if (\bytepos < \size) && (\mask >> 8)
|
|
|
|
.if (\mask & 0xff)
|
|
|
|
.error "Mask exceeds byte boundary"
|
|
|
|
.endif
|
|
|
|
TSTMSK \addr, "(\mask >> 8)", \size, "(\bytepos + 1)"
|
|
|
|
.exitm
|
|
|
|
.endif
|
|
|
|
.ifeq \mask
|
|
|
|
.error "Mask must not be zero"
|
|
|
|
.endif
|
|
|
|
off = \size - \bytepos - 1
|
|
|
|
tm off+\addr, \mask
|
|
|
|
.endm
|
|
|
|
|
2018-01-16 13:11:45 +07:00
|
|
|
.macro BPOFF
|
2018-03-26 20:27:36 +07:00
|
|
|
ALTERNATIVE "", ".long 0xb2e8c000", 82
|
2018-01-16 13:11:45 +07:00
|
|
|
.endm
|
|
|
|
|
|
|
|
.macro BPON
|
2018-03-26 20:27:36 +07:00
|
|
|
ALTERNATIVE "", ".long 0xb2e8d000", 82
|
2018-01-16 13:11:45 +07:00
|
|
|
.endm
|
|
|
|
|
2018-01-16 13:36:46 +07:00
|
|
|
.macro BPENTER tif_ptr,tif_mask
|
2018-03-26 20:27:36 +07:00
|
|
|
ALTERNATIVE "TSTMSK \tif_ptr,\tif_mask; jz .+8; .long 0xb2e8d000", \
|
|
|
|
"", 82
|
2018-01-16 13:36:46 +07:00
|
|
|
.endm
|
|
|
|
|
|
|
|
.macro BPEXIT tif_ptr,tif_mask
|
|
|
|
TSTMSK \tif_ptr,\tif_mask
|
2018-03-26 20:27:36 +07:00
|
|
|
ALTERNATIVE "jz .+8; .long 0xb2e8c000", \
|
|
|
|
"jnz .+8; .long 0xb2e8d000", 82
|
2018-01-16 13:36:46 +07:00
|
|
|
.endm
|
|
|
|
|
2018-04-20 21:49:46 +07:00
|
|
|
GEN_BR_THUNK %r9
|
|
|
|
GEN_BR_THUNK %r14
|
|
|
|
GEN_BR_THUNK %r14,%r11
|
2018-01-26 18:46:47 +07:00
|
|
|
|
2011-01-05 18:47:25 +07:00
|
|
|
.section .kprobes.text, "ax"
|
2016-06-30 17:40:25 +07:00
|
|
|
.Ldummy:
|
|
|
|
/*
|
|
|
|
* This nop exists only in order to avoid that __switch_to starts at
|
|
|
|
* the beginning of the kprobes text section. In that case we would
|
|
|
|
* have several symbols at the same address. E.g. objdump would take
|
|
|
|
* an arbitrary symbol name when disassembling this code.
|
|
|
|
* With the added nop in between the __switch_to symbol is unique
|
|
|
|
* again.
|
|
|
|
*/
|
|
|
|
nop 0
|
2011-01-05 18:47:25 +07:00
|
|
|
|
2018-01-16 13:11:45 +07:00
|
|
|
ENTRY(__bpon)
|
|
|
|
.globl __bpon
|
|
|
|
BPON
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14
|
2018-01-16 13:11:45 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* Scheduler resume function, called by switch_to
|
|
|
|
* gpr2 = (task_struct *) prev
|
|
|
|
* gpr3 = (task_struct *) next
|
|
|
|
* Returns:
|
|
|
|
* gpr2 = prev
|
|
|
|
*/
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(__switch_to)
|
2012-05-15 14:20:06 +07:00
|
|
|
stmg %r6,%r15,__SF_GPRS(%r15) # store gprs of prev task
|
2017-11-16 20:54:04 +07:00
|
|
|
lghi %r4,__TASK_stack
|
|
|
|
lghi %r1,__TASK_thread
|
|
|
|
lg %r5,0(%r4,%r3) # start of kernel stack of next
|
|
|
|
stg %r15,__THREAD_ksp(%r1,%r2) # store kernel stack of prev
|
2012-05-15 14:20:06 +07:00
|
|
|
lgr %r15,%r5
|
2013-04-24 15:20:43 +07:00
|
|
|
aghi %r15,STACK_INIT # end of kernel stack of next
|
2012-05-15 14:20:06 +07:00
|
|
|
stg %r3,__LC_CURRENT # store task struct of next
|
|
|
|
stg %r15,__LC_KERNEL_STACK # store end of kernel stack
|
2017-11-16 20:54:04 +07:00
|
|
|
lg %r15,__THREAD_ksp(%r1,%r3) # load kernel stack of next
|
|
|
|
aghi %r3,__TASK_pid
|
|
|
|
mvc __LC_CURRENT_PID(4,%r0),0(%r3) # store pid of next
|
2014-04-15 17:55:07 +07:00
|
|
|
lmg %r6,%r15,__SF_GPRS(%r15) # load gprs of next task
|
2018-03-26 20:23:33 +07:00
|
|
|
ALTERNATIVE "", ".insn s,0xb2800000,_LPP_OFFSET", 40
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.L__critical_start:
|
2015-06-22 22:26:40 +07:00
|
|
|
|
|
|
|
#if IS_ENABLED(CONFIG_KVM)
|
|
|
|
/*
|
|
|
|
* sie64a calling convention:
|
|
|
|
* %r2 pointer to sie control block
|
|
|
|
* %r3 guest register save area
|
|
|
|
*/
|
|
|
|
ENTRY(sie64a)
|
|
|
|
stmg %r6,%r14,__SF_GPRS(%r15) # save kernel registers
|
2018-01-16 13:36:46 +07:00
|
|
|
lg %r12,__LC_CURRENT
|
2018-03-20 19:33:43 +07:00
|
|
|
stg %r2,__SF_SIE_CONTROL(%r15) # save control block pointer
|
|
|
|
stg %r3,__SF_SIE_SAVEAREA(%r15) # save guest register save area
|
|
|
|
xc __SF_SIE_REASON(8,%r15),__SF_SIE_REASON(%r15) # reason code = 0
|
|
|
|
mvc __SF_SIE_FLAGS(8,%r15),__TI_flags(%r12) # copy thread flags
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_FPU # load guest fp/vx registers ?
|
2015-06-22 22:26:40 +07:00
|
|
|
jno .Lsie_load_guest_gprs
|
|
|
|
brasl %r14,load_fpu_regs # load guest fp/vx regs
|
|
|
|
.Lsie_load_guest_gprs:
|
|
|
|
lmg %r0,%r13,0(%r3) # load guest gprs 0-13
|
|
|
|
lg %r14,__LC_GMAP # get gmap pointer
|
|
|
|
ltgr %r14,%r14
|
|
|
|
jz .Lsie_gmap
|
|
|
|
lctlg %c1,%c1,__GMAP_ASCE(%r14) # load primary asce
|
|
|
|
.Lsie_gmap:
|
2018-03-20 19:33:43 +07:00
|
|
|
lg %r14,__SF_SIE_CONTROL(%r15) # get control block pointer
|
2015-06-22 22:26:40 +07:00
|
|
|
oi __SIE_PROG0C+3(%r14),1 # we are going into SIE now
|
|
|
|
tm __SIE_PROG20+3(%r14),3 # last exit...
|
|
|
|
jnz .Lsie_skip
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_FPU
|
2015-06-22 22:26:40 +07:00
|
|
|
jo .Lsie_skip # exit if fp/vx regs changed
|
2018-03-20 19:33:43 +07:00
|
|
|
BPEXIT __SF_SIE_FLAGS(%r15),(_TIF_ISOLATE_BP|_TIF_ISOLATE_BP_GUEST)
|
2017-06-07 16:30:42 +07:00
|
|
|
.Lsie_entry:
|
2015-06-22 22:26:40 +07:00
|
|
|
sie 0(%r14)
|
2018-01-16 13:11:45 +07:00
|
|
|
.Lsie_exit:
|
|
|
|
BPOFF
|
2018-03-20 19:33:43 +07:00
|
|
|
BPENTER __SF_SIE_FLAGS(%r15),(_TIF_ISOLATE_BP|_TIF_ISOLATE_BP_GUEST)
|
2015-06-22 22:26:40 +07:00
|
|
|
.Lsie_skip:
|
|
|
|
ni __SIE_PROG0C+3(%r14),0xfe # no longer in SIE
|
|
|
|
lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
|
|
|
|
.Lsie_done:
|
|
|
|
# some program checks are suppressing. C code (e.g. do_protection_exception)
|
2017-05-15 19:11:03 +07:00
|
|
|
# will rewind the PSW by the ILC, which is often 4 bytes in case of SIE. There
|
|
|
|
# are some corner cases (e.g. runtime instrumentation) where ILC is unpredictable.
|
|
|
|
# Other instructions between sie64a and .Lsie_done should not cause program
|
|
|
|
# interrupts. So lets use 3 nops as a landing pad for all possible rewinds.
|
2015-06-22 22:26:40 +07:00
|
|
|
# See also .Lcleanup_sie
|
2017-05-15 19:11:03 +07:00
|
|
|
.Lrewind_pad6:
|
|
|
|
nopr 7
|
|
|
|
.Lrewind_pad4:
|
|
|
|
nopr 7
|
|
|
|
.Lrewind_pad2:
|
|
|
|
nopr 7
|
2015-06-22 22:26:40 +07:00
|
|
|
.globl sie_exit
|
|
|
|
sie_exit:
|
2018-03-20 19:33:43 +07:00
|
|
|
lg %r14,__SF_SIE_SAVEAREA(%r15) # load guest register save area
|
2015-06-22 22:26:40 +07:00
|
|
|
stmg %r0,%r13,0(%r14) # save guest gprs 0-13
|
2018-01-16 19:27:30 +07:00
|
|
|
xgr %r0,%r0 # clear guest registers to
|
|
|
|
xgr %r1,%r1 # prevent speculative use
|
|
|
|
xgr %r2,%r2
|
|
|
|
xgr %r3,%r3
|
|
|
|
xgr %r4,%r4
|
|
|
|
xgr %r5,%r5
|
2015-06-22 22:26:40 +07:00
|
|
|
lmg %r6,%r14,__SF_GPRS(%r15) # restore kernel registers
|
2018-03-20 19:33:43 +07:00
|
|
|
lg %r2,__SF_SIE_REASON(%r15) # return exit reason code
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14
|
2015-06-22 22:26:40 +07:00
|
|
|
.Lsie_fault:
|
|
|
|
lghi %r14,-EFAULT
|
2018-03-20 19:33:43 +07:00
|
|
|
stg %r14,__SF_SIE_REASON(%r15) # set exit reason code
|
2015-06-22 22:26:40 +07:00
|
|
|
j sie_exit
|
|
|
|
|
2017-05-15 19:11:03 +07:00
|
|
|
EX_TABLE(.Lrewind_pad6,.Lsie_fault)
|
|
|
|
EX_TABLE(.Lrewind_pad4,.Lsie_fault)
|
|
|
|
EX_TABLE(.Lrewind_pad2,.Lsie_fault)
|
2015-06-22 22:26:40 +07:00
|
|
|
EX_TABLE(sie_exit,.Lsie_fault)
|
2016-01-13 01:30:03 +07:00
|
|
|
EXPORT_SYMBOL(sie64a)
|
|
|
|
EXPORT_SYMBOL(sie_exit)
|
2015-06-22 22:26:40 +07:00
|
|
|
#endif
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* SVC interrupt handler routine. System calls are synchronous events and
|
|
|
|
* are executed with interrupts enabled.
|
|
|
|
*/
|
|
|
|
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(system_call)
|
2008-12-25 19:39:25 +07:00
|
|
|
stpt __LC_SYNC_ENTER_TIMER
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_stmg:
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r8,%r15,__LC_SAVE_AREA_SYNC
|
2018-01-16 13:11:45 +07:00
|
|
|
BPOFF
|
2016-11-08 17:08:26 +07:00
|
|
|
lg %r12,__LC_CURRENT
|
2017-01-25 18:54:17 +07:00
|
|
|
lghi %r13,__TASK_thread
|
2014-04-15 17:55:07 +07:00
|
|
|
lghi %r14,_PIF_SYSCALL
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_per:
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r15,__LC_KERNEL_STACK
|
|
|
|
la %r11,STACK_FRAME_OVERHEAD(%r15) # pointer to pt_regs
|
2015-06-22 22:27:48 +07:00
|
|
|
.Lsysc_vtime:
|
2017-01-25 18:54:17 +07:00
|
|
|
UPDATE_VTIME %r8,%r9,__LC_SYNC_ENTER_TIMER
|
2018-01-16 13:36:46 +07:00
|
|
|
BPENTER __TI_flags(%r12),_TIF_ISOLATE_BP
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r0,%r7,__PT_R0(%r11)
|
|
|
|
mvc __PT_R8(64,%r11),__LC_SAVE_AREA_SYNC
|
|
|
|
mvc __PT_PSW(16,%r11),__LC_SVC_OLD_PSW
|
2011-12-27 17:27:18 +07:00
|
|
|
mvc __PT_INT_CODE(4,%r11),__LC_SVC_ILC
|
2014-04-15 17:55:07 +07:00
|
|
|
stg %r14,__PT_FLAGS(%r11)
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_do_svc:
|
2018-03-06 02:18:47 +07:00
|
|
|
# clear user controlled register to prevent speculative use
|
|
|
|
xgr %r0,%r0
|
2016-11-08 18:33:38 +07:00
|
|
|
# load address of system call table
|
|
|
|
lg %r10,__THREAD_sysc_table(%r13,%r12)
|
2011-12-27 17:27:18 +07:00
|
|
|
llgh %r8,__PT_INT_CODE+2(%r11)
|
2011-12-27 17:27:15 +07:00
|
|
|
slag %r8,%r8,2 # shift and test for svc 0
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lsysc_nr_ok
|
2005-04-17 05:20:36 +07:00
|
|
|
# svc 0: system call number in %r1
|
2011-12-27 17:27:15 +07:00
|
|
|
llgfr %r1,%r1 # clear high word in r1
|
2010-05-17 15:00:05 +07:00
|
|
|
cghi %r1,NR_syscalls
|
2014-12-03 23:00:08 +07:00
|
|
|
jnl .Lsysc_nr_ok
|
2011-12-27 17:27:18 +07:00
|
|
|
sth %r1,__PT_INT_CODE+2(%r11)
|
2011-12-27 17:27:15 +07:00
|
|
|
slag %r8,%r1,2
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_nr_ok:
|
2011-12-27 17:27:15 +07:00
|
|
|
xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
|
|
|
|
stg %r2,__PT_ORIG_GPR2(%r11)
|
|
|
|
stg %r7,STACK_FRAME_OVERHEAD(%r15)
|
|
|
|
lgf %r9,0(%r8,%r10) # get system call add.
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_TRACE
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lsysc_tracesys
|
2018-04-20 21:49:46 +07:00
|
|
|
BASR_EX %r14,%r9 # call sys_xxxx
|
2011-12-27 17:27:15 +07:00
|
|
|
stg %r2,__PT_R2(%r11) # store return value
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_return:
|
2010-05-17 15:00:02 +07:00
|
|
|
LOCKDEP_SYS_EXIT
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_tif:
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __PT_FLAGS(%r11),_PIF_WORK
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lsysc_work
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_WORK
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lsysc_work # check for work
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_WORK
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lsysc_work
|
2018-01-16 13:36:46 +07:00
|
|
|
BPEXIT __TI_flags(%r12),_TIF_ISOLATE_BP
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_restore:
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r14,__LC_VDSO_PER_CPU
|
|
|
|
lmg %r0,%r10,__PT_R0(%r11)
|
|
|
|
mvc __LC_RETURN_PSW(16),__PT_PSW(%r11)
|
2017-05-02 18:36:00 +07:00
|
|
|
.Lsysc_exit_timer:
|
2011-12-27 17:27:15 +07:00
|
|
|
stpt __LC_EXIT_TIMER
|
|
|
|
mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER
|
|
|
|
lmg %r11,%r15,__PT_R11(%r11)
|
|
|
|
lpswe __LC_RETURN_PSW
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_done:
|
2007-11-20 17:13:32 +07:00
|
|
|
|
2010-05-17 15:00:01 +07:00
|
|
|
#
|
|
|
|
# One of the work bits is on. Find out which one.
|
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_work:
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lsysc_mcck_pending
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lsysc_reschedule
|
2017-06-07 19:10:24 +07:00
|
|
|
TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL_RESTART
|
|
|
|
jo .Lsysc_syscall_restart
|
2014-09-22 21:39:06 +07:00
|
|
|
#ifdef CONFIG_UPROBES
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_UPROBE
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lsysc_uprobe_notify
|
2014-09-22 21:39:06 +07:00
|
|
|
#endif
|
2016-01-26 20:10:34 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_GUARDED_STORAGE
|
|
|
|
jo .Lsysc_guarded_storage
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __PT_FLAGS(%r11),_PIF_PER_TRAP
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lsysc_singlestep
|
2017-02-14 08:42:34 +07:00
|
|
|
#ifdef CONFIG_LIVEPATCH
|
|
|
|
TSTMSK __TI_flags(%r12),_TIF_PATCH_PENDING
|
|
|
|
jo .Lsysc_patch_pending # handle live patching just before
|
|
|
|
# signals and possible syscall restart
|
|
|
|
#endif
|
2017-06-07 19:10:24 +07:00
|
|
|
TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL_RESTART
|
|
|
|
jo .Lsysc_syscall_restart
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_SIGPENDING
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lsysc_sigpending
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_NOTIFY_RESUME
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lsysc_notify_resume
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_FPU
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
jo .Lsysc_vxrs
|
2017-02-17 14:13:28 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,(_CIF_ASCE_PRIMARY|_CIF_ASCE_SECONDARY)
|
|
|
|
jnz .Lsysc_asce
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lsysc_return # beware of critical section cleanup
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#
|
|
|
|
# _TIF_NEED_RESCHED is set, call schedule
|
2006-09-28 21:56:37 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_reschedule:
|
|
|
|
larl %r14,.Lsysc_return
|
2011-12-27 17:27:15 +07:00
|
|
|
jg schedule
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2005-06-26 04:55:30 +07:00
|
|
|
#
|
2014-04-15 17:55:07 +07:00
|
|
|
# _CIF_MCCK_PENDING is set, call handler
|
2005-06-26 04:55:30 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_mcck_pending:
|
|
|
|
larl %r14,.Lsysc_return
|
2006-09-28 21:56:37 +07:00
|
|
|
jg s390_handle_mcck # TIF bit will be cleared by handler
|
2005-06-26 04:55:30 +07:00
|
|
|
|
s390/uaccess: rework uaccess code - fix locking issues
The current uaccess code uses a page table walk in some circumstances,
e.g. in case of the in atomic futex operations or if running on old
hardware which doesn't support the mvcos instruction.
However it turned out that the page table walk code does not correctly
lock page tables when accessing page table entries.
In other words: a different cpu may invalidate a page table entry while
the current cpu inspects the pte. This may lead to random data corruption.
Adding correct locking however isn't trivial for all uaccess operations.
Especially copy_in_user() is problematic since that requires to hold at
least two locks, but must be protected against ABBA deadlock when a
different cpu also performs a copy_in_user() operation.
So the solution is a different approach where we change address spaces:
User space runs in primary address mode, or access register mode within
vdso code, like it currently already does.
The kernel usually also runs in home space mode, however when accessing
user space the kernel switches to primary or secondary address mode if
the mvcos instruction is not available or if a compare-and-swap (futex)
instruction on a user space address is performed.
KVM however is special, since that requires the kernel to run in home
address space while implicitly accessing user space with the sie
instruction.
So we end up with:
User space:
- runs in primary or access register mode
- cr1 contains the user asce
- cr7 contains the user asce
- cr13 contains the kernel asce
Kernel space:
- runs in home space mode
- cr1 contains the user or kernel asce
-> the kernel asce is loaded when a uaccess requires primary or
secondary address mode
- cr7 contains the user or kernel asce, (changed with set_fs())
- cr13 contains the kernel asce
In case of uaccess the kernel changes to:
- primary space mode in case of a uaccess (copy_to_user) and uses
e.g. the mvcp instruction to access user space. However the kernel
will stay in home space mode if the mvcos instruction is available
- secondary space mode in case of futex atomic operations, so that the
instructions come from primary address space and data from secondary
space
In case of kvm the kernel runs in home space mode, but cr1 gets switched
to contain the gmap asce before the sie instruction gets executed. When
the sie instruction is finished cr1 will be switched back to contain the
user asce.
A context switch between two processes will always load the kernel asce
for the next process in cr1. So the first exit to user space is a bit
more expensive (one extra load control register instruction) than before,
however keeps the code rather simple.
In sum this means there is no need to perform any error prone page table
walks anymore when accessing user space.
The patch seems to be rather large, however it mainly removes the
the page table walk code and restores the previously deleted "standard"
uaccess code, with a couple of changes.
The uaccess without mvcos mode can be enforced with the "uaccess_primary"
kernel parameter.
Reported-by: Christian Borntraeger <borntraeger@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2014-03-21 16:42:25 +07:00
|
|
|
#
|
s390: remove all code using the access register mode
The vdso code for the getcpu() and the clock_gettime() call use the access
register mode to access the per-CPU vdso data page with the current code.
An alternative to the complicated AR mode is to use the secondary space
mode. This makes the vdso faster and quite a bit simpler. The downside is
that the uaccess code has to be changed quite a bit.
Which instructions are used depends on the machine and what kind of uaccess
operation is requested. The instruction dictates which ASCE value needs
to be loaded into %cr1 and %cr7.
The different cases:
* User copy with MVCOS for z10 and newer machines
The MVCOS instruction can copy between the primary space (aka user) and
the home space (aka kernel) directly. For set_fs(KERNEL_DS) the kernel
ASCE is loaded into %cr1. For set_fs(USER_DS) the user space is already
loaded in %cr1.
* User copy with MVCP/MVCS for older machines
To be able to execute the MVCP/MVCS instructions the kernel needs to
switch to primary mode. The control register %cr1 has to be set to the
kernel ASCE and %cr7 to either the kernel ASCE or the user ASCE dependent
on set_fs(KERNEL_DS) vs set_fs(USER_DS).
* Data access in the user address space for strnlen / futex
To use "normal" instruction with data from the user address space the
secondary space mode is used. The kernel needs to switch to primary mode,
%cr1 has to contain the kernel ASCE and %cr7 either the user ASCE or the
kernel ASCE, dependent on set_fs.
To load a new value into %cr1 or %cr7 is an expensive operation, the kernel
tries to be lazy about it. E.g. for multiple user copies in a row with
MVCP/MVCS the replacement of the vdso ASCE in %cr7 with the user ASCE is
done only once. On return to user space a CPU bit is checked that loads the
vdso ASCE again.
To enable and disable the data access via the secondary space two new
functions are added, enable_sacf_uaccess and disable_sacf_uaccess. The fact
that a context is in secondary space uaccess mode is stored in the
mm_segment_t value for the task. The code of an interrupt may use set_fs
as long as it returns to the previous state it got with get_fs with another
call to set_fs. The code in finish_arch_post_lock_switch simply has to do a
set_fs with the current mm_segment_t value for the task.
For CPUs with MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode, lazy | user | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
For CPUs without MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode lazy | kernel | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
The lines with "lazy" refer to the state after a copy via the secondary
space with a delayed reload of %cr1 and %cr7.
There are three hardware address spaces that can cause a DAT exception,
primary, secondary and home space. The exception can be related to
four different fault types: user space fault, vdso fault, kernel fault,
and the gmap faults.
Dependent on the set_fs state and normal vs. sacf mode there are a number
of fault combinations:
1) user address space fault via the primary ASCE
2) gmap address space fault via the primary ASCE
3) kernel address space fault via the primary ASCE for machines with
MVCOS and set_fs(KERNEL_DS)
4) vdso address space faults via the secondary ASCE with an invalid
address while running in secondary space in problem state
5) user address space fault via the secondary ASCE for user-copy
based on the secondary space mode, e.g. futex_ops or strnlen_user
6) kernel address space fault via the secondary ASCE for user-copy
with secondary space mode with set_fs(KERNEL_DS)
7) kernel address space fault via the primary ASCE for user-copy
with secondary space mode with set_fs(USER_DS) on machines without
MVCOS.
8) kernel address space fault via the home space ASCE
Replace user_space_fault() with a new function get_fault_type() that
can distinguish all four different fault types.
With these changes the futex atomic ops from the kernel and the
strnlen_user will get a little bit slower, as well as the old style
uaccess with MVCP/MVCS. All user accesses based on MVCOS will be as
fast as before. On the positive side, the user space vdso code is a
lot faster and Linux ceases to use the complicated AR mode.
Reviewed-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
2017-08-22 17:08:22 +07:00
|
|
|
# _CIF_ASCE_PRIMARY and/or _CIF_ASCE_SECONDARY set, load user space asce
|
s390/uaccess: rework uaccess code - fix locking issues
The current uaccess code uses a page table walk in some circumstances,
e.g. in case of the in atomic futex operations or if running on old
hardware which doesn't support the mvcos instruction.
However it turned out that the page table walk code does not correctly
lock page tables when accessing page table entries.
In other words: a different cpu may invalidate a page table entry while
the current cpu inspects the pte. This may lead to random data corruption.
Adding correct locking however isn't trivial for all uaccess operations.
Especially copy_in_user() is problematic since that requires to hold at
least two locks, but must be protected against ABBA deadlock when a
different cpu also performs a copy_in_user() operation.
So the solution is a different approach where we change address spaces:
User space runs in primary address mode, or access register mode within
vdso code, like it currently already does.
The kernel usually also runs in home space mode, however when accessing
user space the kernel switches to primary or secondary address mode if
the mvcos instruction is not available or if a compare-and-swap (futex)
instruction on a user space address is performed.
KVM however is special, since that requires the kernel to run in home
address space while implicitly accessing user space with the sie
instruction.
So we end up with:
User space:
- runs in primary or access register mode
- cr1 contains the user asce
- cr7 contains the user asce
- cr13 contains the kernel asce
Kernel space:
- runs in home space mode
- cr1 contains the user or kernel asce
-> the kernel asce is loaded when a uaccess requires primary or
secondary address mode
- cr7 contains the user or kernel asce, (changed with set_fs())
- cr13 contains the kernel asce
In case of uaccess the kernel changes to:
- primary space mode in case of a uaccess (copy_to_user) and uses
e.g. the mvcp instruction to access user space. However the kernel
will stay in home space mode if the mvcos instruction is available
- secondary space mode in case of futex atomic operations, so that the
instructions come from primary address space and data from secondary
space
In case of kvm the kernel runs in home space mode, but cr1 gets switched
to contain the gmap asce before the sie instruction gets executed. When
the sie instruction is finished cr1 will be switched back to contain the
user asce.
A context switch between two processes will always load the kernel asce
for the next process in cr1. So the first exit to user space is a bit
more expensive (one extra load control register instruction) than before,
however keeps the code rather simple.
In sum this means there is no need to perform any error prone page table
walks anymore when accessing user space.
The patch seems to be rather large, however it mainly removes the
the page table walk code and restores the previously deleted "standard"
uaccess code, with a couple of changes.
The uaccess without mvcos mode can be enforced with the "uaccess_primary"
kernel parameter.
Reported-by: Christian Borntraeger <borntraeger@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2014-03-21 16:42:25 +07:00
|
|
|
#
|
2017-02-17 14:13:28 +07:00
|
|
|
.Lsysc_asce:
|
s390: remove all code using the access register mode
The vdso code for the getcpu() and the clock_gettime() call use the access
register mode to access the per-CPU vdso data page with the current code.
An alternative to the complicated AR mode is to use the secondary space
mode. This makes the vdso faster and quite a bit simpler. The downside is
that the uaccess code has to be changed quite a bit.
Which instructions are used depends on the machine and what kind of uaccess
operation is requested. The instruction dictates which ASCE value needs
to be loaded into %cr1 and %cr7.
The different cases:
* User copy with MVCOS for z10 and newer machines
The MVCOS instruction can copy between the primary space (aka user) and
the home space (aka kernel) directly. For set_fs(KERNEL_DS) the kernel
ASCE is loaded into %cr1. For set_fs(USER_DS) the user space is already
loaded in %cr1.
* User copy with MVCP/MVCS for older machines
To be able to execute the MVCP/MVCS instructions the kernel needs to
switch to primary mode. The control register %cr1 has to be set to the
kernel ASCE and %cr7 to either the kernel ASCE or the user ASCE dependent
on set_fs(KERNEL_DS) vs set_fs(USER_DS).
* Data access in the user address space for strnlen / futex
To use "normal" instruction with data from the user address space the
secondary space mode is used. The kernel needs to switch to primary mode,
%cr1 has to contain the kernel ASCE and %cr7 either the user ASCE or the
kernel ASCE, dependent on set_fs.
To load a new value into %cr1 or %cr7 is an expensive operation, the kernel
tries to be lazy about it. E.g. for multiple user copies in a row with
MVCP/MVCS the replacement of the vdso ASCE in %cr7 with the user ASCE is
done only once. On return to user space a CPU bit is checked that loads the
vdso ASCE again.
To enable and disable the data access via the secondary space two new
functions are added, enable_sacf_uaccess and disable_sacf_uaccess. The fact
that a context is in secondary space uaccess mode is stored in the
mm_segment_t value for the task. The code of an interrupt may use set_fs
as long as it returns to the previous state it got with get_fs with another
call to set_fs. The code in finish_arch_post_lock_switch simply has to do a
set_fs with the current mm_segment_t value for the task.
For CPUs with MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode, lazy | user | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
For CPUs without MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode lazy | kernel | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
The lines with "lazy" refer to the state after a copy via the secondary
space with a delayed reload of %cr1 and %cr7.
There are three hardware address spaces that can cause a DAT exception,
primary, secondary and home space. The exception can be related to
four different fault types: user space fault, vdso fault, kernel fault,
and the gmap faults.
Dependent on the set_fs state and normal vs. sacf mode there are a number
of fault combinations:
1) user address space fault via the primary ASCE
2) gmap address space fault via the primary ASCE
3) kernel address space fault via the primary ASCE for machines with
MVCOS and set_fs(KERNEL_DS)
4) vdso address space faults via the secondary ASCE with an invalid
address while running in secondary space in problem state
5) user address space fault via the secondary ASCE for user-copy
based on the secondary space mode, e.g. futex_ops or strnlen_user
6) kernel address space fault via the secondary ASCE for user-copy
with secondary space mode with set_fs(KERNEL_DS)
7) kernel address space fault via the primary ASCE for user-copy
with secondary space mode with set_fs(USER_DS) on machines without
MVCOS.
8) kernel address space fault via the home space ASCE
Replace user_space_fault() with a new function get_fault_type() that
can distinguish all four different fault types.
With these changes the futex atomic ops from the kernel and the
strnlen_user will get a little bit slower, as well as the old style
uaccess with MVCP/MVCS. All user accesses based on MVCOS will be as
fast as before. On the positive side, the user space vdso code is a
lot faster and Linux ceases to use the complicated AR mode.
Reviewed-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
2017-08-22 17:08:22 +07:00
|
|
|
ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_SECONDARY
|
|
|
|
lctlg %c7,%c7,__LC_VDSO_ASCE # load secondary asce
|
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_ASCE_PRIMARY
|
|
|
|
jz .Lsysc_return
|
|
|
|
#ifndef CONFIG_HAVE_MARCH_Z10_FEATURES
|
|
|
|
tm __LC_STFLE_FAC_LIST+3,0x10 # has MVCOS ?
|
|
|
|
jnz .Lsysc_set_fs_fixup
|
2017-02-17 14:12:30 +07:00
|
|
|
ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_PRIMARY
|
s390/uaccess: rework uaccess code - fix locking issues
The current uaccess code uses a page table walk in some circumstances,
e.g. in case of the in atomic futex operations or if running on old
hardware which doesn't support the mvcos instruction.
However it turned out that the page table walk code does not correctly
lock page tables when accessing page table entries.
In other words: a different cpu may invalidate a page table entry while
the current cpu inspects the pte. This may lead to random data corruption.
Adding correct locking however isn't trivial for all uaccess operations.
Especially copy_in_user() is problematic since that requires to hold at
least two locks, but must be protected against ABBA deadlock when a
different cpu also performs a copy_in_user() operation.
So the solution is a different approach where we change address spaces:
User space runs in primary address mode, or access register mode within
vdso code, like it currently already does.
The kernel usually also runs in home space mode, however when accessing
user space the kernel switches to primary or secondary address mode if
the mvcos instruction is not available or if a compare-and-swap (futex)
instruction on a user space address is performed.
KVM however is special, since that requires the kernel to run in home
address space while implicitly accessing user space with the sie
instruction.
So we end up with:
User space:
- runs in primary or access register mode
- cr1 contains the user asce
- cr7 contains the user asce
- cr13 contains the kernel asce
Kernel space:
- runs in home space mode
- cr1 contains the user or kernel asce
-> the kernel asce is loaded when a uaccess requires primary or
secondary address mode
- cr7 contains the user or kernel asce, (changed with set_fs())
- cr13 contains the kernel asce
In case of uaccess the kernel changes to:
- primary space mode in case of a uaccess (copy_to_user) and uses
e.g. the mvcp instruction to access user space. However the kernel
will stay in home space mode if the mvcos instruction is available
- secondary space mode in case of futex atomic operations, so that the
instructions come from primary address space and data from secondary
space
In case of kvm the kernel runs in home space mode, but cr1 gets switched
to contain the gmap asce before the sie instruction gets executed. When
the sie instruction is finished cr1 will be switched back to contain the
user asce.
A context switch between two processes will always load the kernel asce
for the next process in cr1. So the first exit to user space is a bit
more expensive (one extra load control register instruction) than before,
however keeps the code rather simple.
In sum this means there is no need to perform any error prone page table
walks anymore when accessing user space.
The patch seems to be rather large, however it mainly removes the
the page table walk code and restores the previously deleted "standard"
uaccess code, with a couple of changes.
The uaccess without mvcos mode can be enforced with the "uaccess_primary"
kernel parameter.
Reported-by: Christian Borntraeger <borntraeger@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2014-03-21 16:42:25 +07:00
|
|
|
lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
|
s390: remove all code using the access register mode
The vdso code for the getcpu() and the clock_gettime() call use the access
register mode to access the per-CPU vdso data page with the current code.
An alternative to the complicated AR mode is to use the secondary space
mode. This makes the vdso faster and quite a bit simpler. The downside is
that the uaccess code has to be changed quite a bit.
Which instructions are used depends on the machine and what kind of uaccess
operation is requested. The instruction dictates which ASCE value needs
to be loaded into %cr1 and %cr7.
The different cases:
* User copy with MVCOS for z10 and newer machines
The MVCOS instruction can copy between the primary space (aka user) and
the home space (aka kernel) directly. For set_fs(KERNEL_DS) the kernel
ASCE is loaded into %cr1. For set_fs(USER_DS) the user space is already
loaded in %cr1.
* User copy with MVCP/MVCS for older machines
To be able to execute the MVCP/MVCS instructions the kernel needs to
switch to primary mode. The control register %cr1 has to be set to the
kernel ASCE and %cr7 to either the kernel ASCE or the user ASCE dependent
on set_fs(KERNEL_DS) vs set_fs(USER_DS).
* Data access in the user address space for strnlen / futex
To use "normal" instruction with data from the user address space the
secondary space mode is used. The kernel needs to switch to primary mode,
%cr1 has to contain the kernel ASCE and %cr7 either the user ASCE or the
kernel ASCE, dependent on set_fs.
To load a new value into %cr1 or %cr7 is an expensive operation, the kernel
tries to be lazy about it. E.g. for multiple user copies in a row with
MVCP/MVCS the replacement of the vdso ASCE in %cr7 with the user ASCE is
done only once. On return to user space a CPU bit is checked that loads the
vdso ASCE again.
To enable and disable the data access via the secondary space two new
functions are added, enable_sacf_uaccess and disable_sacf_uaccess. The fact
that a context is in secondary space uaccess mode is stored in the
mm_segment_t value for the task. The code of an interrupt may use set_fs
as long as it returns to the previous state it got with get_fs with another
call to set_fs. The code in finish_arch_post_lock_switch simply has to do a
set_fs with the current mm_segment_t value for the task.
For CPUs with MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode, lazy | user | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
For CPUs without MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode lazy | kernel | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
The lines with "lazy" refer to the state after a copy via the secondary
space with a delayed reload of %cr1 and %cr7.
There are three hardware address spaces that can cause a DAT exception,
primary, secondary and home space. The exception can be related to
four different fault types: user space fault, vdso fault, kernel fault,
and the gmap faults.
Dependent on the set_fs state and normal vs. sacf mode there are a number
of fault combinations:
1) user address space fault via the primary ASCE
2) gmap address space fault via the primary ASCE
3) kernel address space fault via the primary ASCE for machines with
MVCOS and set_fs(KERNEL_DS)
4) vdso address space faults via the secondary ASCE with an invalid
address while running in secondary space in problem state
5) user address space fault via the secondary ASCE for user-copy
based on the secondary space mode, e.g. futex_ops or strnlen_user
6) kernel address space fault via the secondary ASCE for user-copy
with secondary space mode with set_fs(KERNEL_DS)
7) kernel address space fault via the primary ASCE for user-copy
with secondary space mode with set_fs(USER_DS) on machines without
MVCOS.
8) kernel address space fault via the home space ASCE
Replace user_space_fault() with a new function get_fault_type() that
can distinguish all four different fault types.
With these changes the futex atomic ops from the kernel and the
strnlen_user will get a little bit slower, as well as the old style
uaccess with MVCP/MVCS. All user accesses based on MVCOS will be as
fast as before. On the positive side, the user space vdso code is a
lot faster and Linux ceases to use the complicated AR mode.
Reviewed-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
2017-08-22 17:08:22 +07:00
|
|
|
j .Lsysc_return
|
|
|
|
.Lsysc_set_fs_fixup:
|
|
|
|
#endif
|
2017-02-17 14:13:28 +07:00
|
|
|
larl %r14,.Lsysc_return
|
|
|
|
jg set_fs_fixup
|
s390/uaccess: rework uaccess code - fix locking issues
The current uaccess code uses a page table walk in some circumstances,
e.g. in case of the in atomic futex operations or if running on old
hardware which doesn't support the mvcos instruction.
However it turned out that the page table walk code does not correctly
lock page tables when accessing page table entries.
In other words: a different cpu may invalidate a page table entry while
the current cpu inspects the pte. This may lead to random data corruption.
Adding correct locking however isn't trivial for all uaccess operations.
Especially copy_in_user() is problematic since that requires to hold at
least two locks, but must be protected against ABBA deadlock when a
different cpu also performs a copy_in_user() operation.
So the solution is a different approach where we change address spaces:
User space runs in primary address mode, or access register mode within
vdso code, like it currently already does.
The kernel usually also runs in home space mode, however when accessing
user space the kernel switches to primary or secondary address mode if
the mvcos instruction is not available or if a compare-and-swap (futex)
instruction on a user space address is performed.
KVM however is special, since that requires the kernel to run in home
address space while implicitly accessing user space with the sie
instruction.
So we end up with:
User space:
- runs in primary or access register mode
- cr1 contains the user asce
- cr7 contains the user asce
- cr13 contains the kernel asce
Kernel space:
- runs in home space mode
- cr1 contains the user or kernel asce
-> the kernel asce is loaded when a uaccess requires primary or
secondary address mode
- cr7 contains the user or kernel asce, (changed with set_fs())
- cr13 contains the kernel asce
In case of uaccess the kernel changes to:
- primary space mode in case of a uaccess (copy_to_user) and uses
e.g. the mvcp instruction to access user space. However the kernel
will stay in home space mode if the mvcos instruction is available
- secondary space mode in case of futex atomic operations, so that the
instructions come from primary address space and data from secondary
space
In case of kvm the kernel runs in home space mode, but cr1 gets switched
to contain the gmap asce before the sie instruction gets executed. When
the sie instruction is finished cr1 will be switched back to contain the
user asce.
A context switch between two processes will always load the kernel asce
for the next process in cr1. So the first exit to user space is a bit
more expensive (one extra load control register instruction) than before,
however keeps the code rather simple.
In sum this means there is no need to perform any error prone page table
walks anymore when accessing user space.
The patch seems to be rather large, however it mainly removes the
the page table walk code and restores the previously deleted "standard"
uaccess code, with a couple of changes.
The uaccess without mvcos mode can be enforced with the "uaccess_primary"
kernel parameter.
Reported-by: Christian Borntraeger <borntraeger@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2014-03-21 16:42:25 +07:00
|
|
|
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
#
|
|
|
|
# CIF_FPU is set, restore floating-point controls and floating-point registers.
|
|
|
|
#
|
|
|
|
.Lsysc_vxrs:
|
|
|
|
larl %r14,.Lsysc_return
|
|
|
|
jg load_fpu_regs
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2008-04-30 14:53:08 +07:00
|
|
|
# _TIF_SIGPENDING is set, call do_signal
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_sigpending:
|
2011-12-27 17:27:15 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
|
|
|
brasl %r14,do_signal
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL
|
2014-12-03 23:00:08 +07:00
|
|
|
jno .Lsysc_return
|
2016-03-22 16:54:24 +07:00
|
|
|
.Lsysc_do_syscall:
|
|
|
|
lghi %r13,__TASK_thread
|
2011-12-27 17:27:15 +07:00
|
|
|
lmg %r2,%r7,__PT_R2(%r11) # load svc arguments
|
2016-03-22 16:54:24 +07:00
|
|
|
lghi %r1,0 # svc 0 returns -ENOSYS
|
|
|
|
j .Lsysc_do_svc
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-10-11 02:33:20 +07:00
|
|
|
#
|
|
|
|
# _TIF_NOTIFY_RESUME is set, call do_notify_resume
|
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_notify_resume:
|
2011-12-27 17:27:15 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2014-12-03 23:00:08 +07:00
|
|
|
larl %r14,.Lsysc_return
|
2011-12-27 17:27:15 +07:00
|
|
|
jg do_notify_resume
|
2008-10-11 02:33:20 +07:00
|
|
|
|
2014-09-22 21:39:06 +07:00
|
|
|
#
|
|
|
|
# _TIF_UPROBE is set, call uprobe_notify_resume
|
|
|
|
#
|
|
|
|
#ifdef CONFIG_UPROBES
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_uprobe_notify:
|
2014-09-22 21:39:06 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2014-12-03 23:00:08 +07:00
|
|
|
larl %r14,.Lsysc_return
|
2014-09-22 21:39:06 +07:00
|
|
|
jg uprobe_notify_resume
|
|
|
|
#endif
|
|
|
|
|
2016-01-26 20:10:34 +07:00
|
|
|
#
|
|
|
|
# _TIF_GUARDED_STORAGE is set, call guarded_storage_load
|
|
|
|
#
|
|
|
|
.Lsysc_guarded_storage:
|
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
|
|
|
larl %r14,.Lsysc_return
|
|
|
|
jg gs_load_bc_cb
|
2017-02-14 08:42:34 +07:00
|
|
|
#
|
|
|
|
# _TIF_PATCH_PENDING is set, call klp_update_patch_state
|
|
|
|
#
|
|
|
|
#ifdef CONFIG_LIVEPATCH
|
|
|
|
.Lsysc_patch_pending:
|
|
|
|
lg %r2,__LC_CURRENT # pass pointer to task struct
|
|
|
|
larl %r14,.Lsysc_return
|
|
|
|
jg klp_update_patch_state
|
|
|
|
#endif
|
2016-01-26 20:10:34 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2014-04-15 17:55:07 +07:00
|
|
|
# _PIF_PER_TRAP is set, call do_per_trap
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_singlestep:
|
2014-04-15 17:55:07 +07:00
|
|
|
ni __PT_FLAGS+7(%r11),255-_PIF_PER_TRAP
|
2011-12-27 17:27:15 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2014-12-03 23:00:08 +07:00
|
|
|
larl %r14,.Lsysc_return
|
2011-01-05 18:48:10 +07:00
|
|
|
jg do_per_trap
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2017-06-07 19:10:24 +07:00
|
|
|
#
|
|
|
|
# _PIF_SYSCALL_RESTART is set, repeat the current system call
|
|
|
|
#
|
|
|
|
.Lsysc_syscall_restart:
|
|
|
|
ni __PT_FLAGS+7(%r11),255-_PIF_SYSCALL_RESTART
|
|
|
|
lmg %r1,%r7,__PT_R1(%r11) # load svc arguments
|
|
|
|
lg %r2,__PT_ORIG_GPR2(%r11)
|
|
|
|
j .Lsysc_do_svc
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2008-10-11 02:33:20 +07:00
|
|
|
# call tracehook_report_syscall_entry/tracehook_report_syscall_exit before
|
|
|
|
# and after the system call
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_tracesys:
|
2011-12-27 17:27:15 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2005-04-17 05:20:36 +07:00
|
|
|
la %r3,0
|
2011-12-27 17:27:18 +07:00
|
|
|
llgh %r0,__PT_INT_CODE+2(%r11)
|
2011-12-27 17:27:15 +07:00
|
|
|
stg %r0,__PT_R2(%r11)
|
2008-10-11 02:33:20 +07:00
|
|
|
brasl %r14,do_syscall_trace_enter
|
2005-04-17 05:20:36 +07:00
|
|
|
lghi %r0,NR_syscalls
|
2008-10-11 02:33:20 +07:00
|
|
|
clgr %r0,%r2
|
2014-12-03 23:00:08 +07:00
|
|
|
jnh .Lsysc_tracenogo
|
2011-12-27 17:27:15 +07:00
|
|
|
sllg %r8,%r2,2
|
|
|
|
lgf %r9,0(%r8,%r10)
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_tracego:
|
2011-12-27 17:27:15 +07:00
|
|
|
lmg %r3,%r7,__PT_R3(%r11)
|
|
|
|
stg %r7,STACK_FRAME_OVERHEAD(%r15)
|
|
|
|
lg %r2,__PT_ORIG_GPR2(%r11)
|
2018-04-20 21:49:46 +07:00
|
|
|
BASR_EX %r14,%r9 # call sys_xxx
|
2011-12-27 17:27:15 +07:00
|
|
|
stg %r2,__PT_R2(%r11) # store return value
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lsysc_tracenogo:
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_TRACE
|
2014-12-03 23:00:08 +07:00
|
|
|
jz .Lsysc_return
|
2011-12-27 17:27:15 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2014-12-03 23:00:08 +07:00
|
|
|
larl %r14,.Lsysc_return
|
2008-10-11 02:33:20 +07:00
|
|
|
jg do_syscall_trace_exit
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#
|
|
|
|
# a new process exits the kernel with ret_from_fork
|
|
|
|
#
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(ret_from_fork)
|
2011-12-27 17:27:15 +07:00
|
|
|
la %r11,STACK_FRAME_OVERHEAD(%r15)
|
2016-11-08 17:08:26 +07:00
|
|
|
lg %r12,__LC_CURRENT
|
2012-09-11 05:03:41 +07:00
|
|
|
brasl %r14,schedule_tail
|
|
|
|
TRACE_IRQS_ON
|
|
|
|
ssm __LC_SVC_NEW_PSW # reenable interrupts
|
2012-10-12 02:30:14 +07:00
|
|
|
tm __PT_PSW+1(%r11),0x01 # forking a kernel thread ?
|
2014-12-03 23:00:08 +07:00
|
|
|
jne .Lsysc_tracenogo
|
2012-10-12 02:30:14 +07:00
|
|
|
# it's a kernel thread
|
|
|
|
lmg %r9,%r10,__PT_R9(%r11) # load gprs
|
2012-09-11 05:03:41 +07:00
|
|
|
ENTRY(kernel_thread_starter)
|
|
|
|
la %r2,0(%r10)
|
2018-04-20 21:49:46 +07:00
|
|
|
BASR_EX %r14,%r9
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lsysc_tracenogo
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Program check handler routine
|
|
|
|
*/
|
|
|
|
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(pgm_check_handler)
|
2008-12-25 19:39:25 +07:00
|
|
|
stpt __LC_SYNC_ENTER_TIMER
|
2018-01-16 13:11:45 +07:00
|
|
|
BPOFF
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r8,%r15,__LC_SAVE_AREA_SYNC
|
|
|
|
lg %r10,__LC_LAST_BREAK
|
2016-11-08 17:08:26 +07:00
|
|
|
lg %r12,__LC_CURRENT
|
2017-10-05 13:44:26 +07:00
|
|
|
lghi %r11,0
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
larl %r13,cleanup_critical
|
2011-12-27 17:27:15 +07:00
|
|
|
lmg %r8,%r9,__LC_PGM_OLD_PSW
|
|
|
|
tmhh %r8,0x0001 # test problem state bit
|
2015-06-22 22:26:40 +07:00
|
|
|
jnz 2f # -> fault in user space
|
|
|
|
#if IS_ENABLED(CONFIG_KVM)
|
2017-10-05 13:29:47 +07:00
|
|
|
# cleanup critical section for program checks in sie64a
|
2015-06-22 22:26:40 +07:00
|
|
|
lgr %r14,%r9
|
|
|
|
slg %r14,BASED(.Lsie_critical_start)
|
|
|
|
clg %r14,BASED(.Lsie_critical_length)
|
|
|
|
jhe 0f
|
2018-03-20 19:33:43 +07:00
|
|
|
lg %r14,__SF_SIE_CONTROL(%r15) # get control block pointer
|
2017-10-05 13:29:47 +07:00
|
|
|
ni __SIE_PROG0C+3(%r14),0xfe # no longer in SIE
|
|
|
|
lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
|
|
|
|
larl %r9,sie_exit # skip forward to sie_exit
|
2017-10-05 13:44:26 +07:00
|
|
|
lghi %r11,_PIF_GUEST_FAULT
|
2015-06-22 22:26:40 +07:00
|
|
|
#endif
|
|
|
|
0: tmhh %r8,0x4000 # PER bit set in old PSW ?
|
|
|
|
jnz 1f # -> enabled, can't be a double fault
|
2011-12-27 17:27:15 +07:00
|
|
|
tm __LC_PGM_ILC+3,0x80 # check for per exception
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lpgm_svcper # -> single stepped svc
|
2015-06-22 22:26:40 +07:00
|
|
|
1: CHECK_STACK STACK_SIZE,__LC_SAVE_AREA_SYNC
|
2013-04-24 15:20:43 +07:00
|
|
|
aghi %r15,-(STACK_FRAME_OVERHEAD + __PT_SIZE)
|
2017-02-28 13:42:01 +07:00
|
|
|
j 4f
|
2017-01-25 18:54:17 +07:00
|
|
|
2: UPDATE_VTIME %r14,%r15,__LC_SYNC_ENTER_TIMER
|
2018-01-16 13:36:46 +07:00
|
|
|
BPENTER __TI_flags(%r12),_TIF_ISOLATE_BP
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r15,__LC_KERNEL_STACK
|
2016-11-08 17:08:26 +07:00
|
|
|
lgr %r14,%r12
|
2015-07-20 15:01:46 +07:00
|
|
|
aghi %r14,__TASK_thread # pointer to thread_struct
|
2012-07-31 16:03:04 +07:00
|
|
|
lghi %r13,__LC_PGM_TDB
|
|
|
|
tm __LC_PGM_ILC+2,0x02 # check for transaction abort
|
2015-06-22 22:26:40 +07:00
|
|
|
jz 3f
|
2012-07-31 16:03:04 +07:00
|
|
|
mvc __THREAD_trap_tdb(256,%r14),0(%r13)
|
2017-02-28 13:42:01 +07:00
|
|
|
3: stg %r10,__THREAD_last_break(%r14)
|
2017-10-05 13:44:26 +07:00
|
|
|
4: lgr %r13,%r11
|
|
|
|
la %r11,STACK_FRAME_OVERHEAD(%r15)
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r0,%r7,__PT_R0(%r11)
|
2018-01-16 19:27:30 +07:00
|
|
|
# clear user controlled registers to prevent speculative use
|
|
|
|
xgr %r0,%r0
|
|
|
|
xgr %r1,%r1
|
|
|
|
xgr %r2,%r2
|
|
|
|
xgr %r3,%r3
|
|
|
|
xgr %r4,%r4
|
|
|
|
xgr %r5,%r5
|
|
|
|
xgr %r6,%r6
|
|
|
|
xgr %r7,%r7
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __PT_R8(64,%r11),__LC_SAVE_AREA_SYNC
|
|
|
|
stmg %r8,%r9,__PT_PSW(%r11)
|
2011-12-27 17:27:18 +07:00
|
|
|
mvc __PT_INT_CODE(4,%r11),__LC_PGM_ILC
|
|
|
|
mvc __PT_INT_PARM_LONG(8,%r11),__LC_TRANS_EXC_CODE
|
2017-10-05 13:44:26 +07:00
|
|
|
stg %r13,__PT_FLAGS(%r11)
|
2011-12-27 17:27:15 +07:00
|
|
|
stg %r10,__PT_ARGS(%r11)
|
|
|
|
tm __LC_PGM_ILC+3,0x80 # check for per exception
|
2017-02-28 13:42:01 +07:00
|
|
|
jz 5f
|
2011-12-27 17:27:15 +07:00
|
|
|
tmhh %r8,0x0001 # kernel per event ?
|
2014-12-03 23:00:08 +07:00
|
|
|
jz .Lpgm_kprobe
|
2014-04-15 17:55:07 +07:00
|
|
|
oi __PT_FLAGS+7(%r11),_PIF_PER_TRAP
|
2012-07-31 16:03:04 +07:00
|
|
|
mvc __THREAD_per_address(8,%r14),__LC_PER_ADDRESS
|
2014-02-26 22:32:46 +07:00
|
|
|
mvc __THREAD_per_cause(2,%r14),__LC_PER_CODE
|
|
|
|
mvc __THREAD_per_paid(1,%r14),__LC_PER_ACCESS_ID
|
2017-02-28 13:42:01 +07:00
|
|
|
5: REENABLE_IRQS
|
2011-12-27 17:27:15 +07:00
|
|
|
xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
|
2010-07-28 00:29:37 +07:00
|
|
|
larl %r1,pgm_check_table
|
2011-12-27 17:27:18 +07:00
|
|
|
llgh %r10,__PT_INT_CODE+2(%r11)
|
|
|
|
nill %r10,0x007f
|
2012-10-18 23:10:06 +07:00
|
|
|
sll %r10,2
|
2015-06-22 22:27:48 +07:00
|
|
|
je .Lpgm_return
|
2018-01-26 18:46:47 +07:00
|
|
|
lgf %r9,0(%r10,%r1) # load address of handler routine
|
2011-12-27 17:27:15 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2018-04-20 21:49:46 +07:00
|
|
|
BASR_EX %r14,%r9 # branch to interrupt-handler
|
2015-06-22 22:27:48 +07:00
|
|
|
.Lpgm_return:
|
|
|
|
LOCKDEP_SYS_EXIT
|
|
|
|
tm __PT_PSW+1(%r11),0x01 # returning to user ?
|
|
|
|
jno .Lsysc_restore
|
2016-03-22 16:54:24 +07:00
|
|
|
TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL
|
|
|
|
jo .Lsysc_do_syscall
|
2015-06-22 22:27:48 +07:00
|
|
|
j .Lsysc_tif
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
#
|
2011-12-27 17:27:15 +07:00
|
|
|
# PER event in supervisor state, must be kprobes
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lpgm_kprobe:
|
2011-12-27 17:27:15 +07:00
|
|
|
REENABLE_IRQS
|
|
|
|
xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
|
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
|
|
|
brasl %r14,do_per_trap
|
2015-06-22 22:27:48 +07:00
|
|
|
j .Lpgm_return
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2006-09-20 20:58:39 +07:00
|
|
|
#
|
2011-12-27 17:27:15 +07:00
|
|
|
# single stepped system call
|
2006-09-20 20:58:39 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lpgm_svcper:
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __LC_RETURN_PSW(8),__LC_SVC_NEW_PSW
|
2017-02-20 15:51:36 +07:00
|
|
|
lghi %r13,__TASK_thread
|
2014-12-03 23:00:08 +07:00
|
|
|
larl %r14,.Lsysc_per
|
2011-12-27 17:27:15 +07:00
|
|
|
stg %r14,__LC_RETURN_PSW+8
|
2014-04-15 17:55:07 +07:00
|
|
|
lghi %r14,_PIF_SYSCALL | _PIF_PER_TRAP
|
2014-12-03 23:00:08 +07:00
|
|
|
lpswe __LC_RETURN_PSW # branch to .Lsysc_per and enable irqs
|
2006-09-20 20:58:39 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* IO interrupt handler routine
|
|
|
|
*/
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(io_int_handler)
|
2012-05-09 21:27:39 +07:00
|
|
|
STCK __LC_INT_CLOCK
|
2008-12-31 21:11:41 +07:00
|
|
|
stpt __LC_ASYNC_ENTER_TIMER
|
2018-01-16 13:11:45 +07:00
|
|
|
BPOFF
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r8,%r15,__LC_SAVE_AREA_ASYNC
|
2016-11-08 17:08:26 +07:00
|
|
|
lg %r12,__LC_CURRENT
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
larl %r13,cleanup_critical
|
2011-12-27 17:27:15 +07:00
|
|
|
lmg %r8,%r9,__LC_IO_OLD_PSW
|
2015-06-22 22:28:14 +07:00
|
|
|
SWITCH_ASYNC __LC_SAVE_AREA_ASYNC,__LC_ASYNC_ENTER_TIMER
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r0,%r7,__PT_R0(%r11)
|
2018-01-16 19:27:30 +07:00
|
|
|
# clear user controlled registers to prevent speculative use
|
|
|
|
xgr %r0,%r0
|
|
|
|
xgr %r1,%r1
|
|
|
|
xgr %r2,%r2
|
|
|
|
xgr %r3,%r3
|
|
|
|
xgr %r4,%r4
|
|
|
|
xgr %r5,%r5
|
|
|
|
xgr %r6,%r6
|
|
|
|
xgr %r7,%r7
|
|
|
|
xgr %r10,%r10
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __PT_R8(64,%r11),__LC_SAVE_AREA_ASYNC
|
|
|
|
stmg %r8,%r9,__PT_PSW(%r11)
|
2013-06-17 19:54:02 +07:00
|
|
|
mvc __PT_INT_CODE(12,%r11),__LC_SUBCHANNEL_ID
|
2014-04-15 17:55:07 +07:00
|
|
|
xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11)
|
2015-08-15 16:42:21 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_IGNORE_IRQ
|
|
|
|
jo .Lio_restore
|
2006-07-03 14:24:46 +07:00
|
|
|
TRACE_IRQS_OFF
|
2011-12-27 17:27:15 +07:00
|
|
|
xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_loop:
|
2011-12-27 17:27:15 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2013-06-27 14:01:09 +07:00
|
|
|
lghi %r3,IO_INTERRUPT
|
|
|
|
tm __PT_INT_CODE+8(%r11),0x80 # adapter interrupt ?
|
2014-12-03 23:00:08 +07:00
|
|
|
jz .Lio_call
|
2013-06-27 14:01:09 +07:00
|
|
|
lghi %r3,THIN_INTERRUPT
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_call:
|
2011-12-27 17:27:15 +07:00
|
|
|
brasl %r14,do_IRQ
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_LPAR
|
2014-12-03 23:00:08 +07:00
|
|
|
jz .Lio_return
|
2013-06-17 19:54:02 +07:00
|
|
|
tpi 0
|
2014-12-03 23:00:08 +07:00
|
|
|
jz .Lio_return
|
2013-06-17 19:54:02 +07:00
|
|
|
mvc __PT_INT_CODE(12,%r11),__LC_SUBCHANNEL_ID
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_loop
|
|
|
|
.Lio_return:
|
2010-05-17 15:00:02 +07:00
|
|
|
LOCKDEP_SYS_EXIT
|
|
|
|
TRACE_IRQS_ON
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_tif:
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_WORK
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lio_work # there is work to do (signals etc.)
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_WORK
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lio_work
|
|
|
|
.Lio_restore:
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r14,__LC_VDSO_PER_CPU
|
|
|
|
lmg %r0,%r10,__PT_R0(%r11)
|
|
|
|
mvc __LC_RETURN_PSW(16),__PT_PSW(%r11)
|
2018-01-16 13:11:45 +07:00
|
|
|
tm __PT_PSW+1(%r11),0x01 # returning to user ?
|
|
|
|
jno .Lio_exit_kernel
|
2018-01-16 13:36:46 +07:00
|
|
|
BPEXIT __TI_flags(%r12),_TIF_ISOLATE_BP
|
2017-05-02 18:36:00 +07:00
|
|
|
.Lio_exit_timer:
|
2011-12-27 17:27:15 +07:00
|
|
|
stpt __LC_EXIT_TIMER
|
|
|
|
mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER
|
2018-01-16 13:11:45 +07:00
|
|
|
.Lio_exit_kernel:
|
2011-12-27 17:27:15 +07:00
|
|
|
lmg %r11,%r15,__PT_R11(%r11)
|
|
|
|
lpswe __LC_RETURN_PSW
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_done:
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-05-07 14:22:52 +07:00
|
|
|
#
|
2010-05-17 15:00:01 +07:00
|
|
|
# There is work todo, find out in which context we have been interrupted:
|
2014-04-15 17:55:07 +07:00
|
|
|
# 1) if we return to user space we can do all _TIF_WORK work
|
2010-05-17 15:00:01 +07:00
|
|
|
# 2) if we return to kernel code and kvm is enabled check if we need to
|
|
|
|
# modify the psw to leave SIE
|
|
|
|
# 3) if we return to kernel code and preemptive scheduling is enabled check
|
|
|
|
# the preemption counter and if it is zero call preempt_schedule_irq
|
|
|
|
# Before any work can be done, a switch to the kernel stack is required.
|
2008-05-07 14:22:52 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_work:
|
2011-12-27 17:27:15 +07:00
|
|
|
tm __PT_PSW+1(%r11),0x01 # returning to user ?
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lio_work_user # yes -> do resched & signal
|
2010-05-17 15:00:01 +07:00
|
|
|
#ifdef CONFIG_PREEMPT
|
2008-05-07 14:22:52 +07:00
|
|
|
# check for preemptive scheduling
|
2016-10-25 17:21:44 +07:00
|
|
|
icm %r0,15,__LC_PREEMPT_COUNT
|
2014-12-03 23:00:08 +07:00
|
|
|
jnz .Lio_restore # preemption is disabled
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED
|
2014-12-03 23:00:08 +07:00
|
|
|
jno .Lio_restore
|
2005-04-17 05:20:36 +07:00
|
|
|
# switch to kernel stack
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r1,__PT_R15(%r11)
|
|
|
|
aghi %r1,-(STACK_FRAME_OVERHEAD + __PT_SIZE)
|
|
|
|
mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11)
|
|
|
|
xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1)
|
|
|
|
la %r11,STACK_FRAME_OVERHEAD(%r1)
|
2005-04-17 05:20:36 +07:00
|
|
|
lgr %r15,%r1
|
2014-12-03 23:00:08 +07:00
|
|
|
# TRACE_IRQS_ON already done at .Lio_return, call
|
2010-05-17 15:00:02 +07:00
|
|
|
# TRACE_IRQS_OFF to keep things symmetrical
|
|
|
|
TRACE_IRQS_OFF
|
|
|
|
brasl %r14,preempt_schedule_irq
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_return
|
2010-05-17 15:00:02 +07:00
|
|
|
#else
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_restore
|
2010-05-17 15:00:02 +07:00
|
|
|
#endif
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2010-05-17 15:00:01 +07:00
|
|
|
#
|
|
|
|
# Need to do work before returning to userspace, switch to kernel stack
|
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_work_user:
|
2005-04-17 05:20:36 +07:00
|
|
|
lg %r1,__LC_KERNEL_STACK
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11)
|
|
|
|
xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1)
|
|
|
|
la %r11,STACK_FRAME_OVERHEAD(%r1)
|
2005-04-17 05:20:36 +07:00
|
|
|
lgr %r15,%r1
|
2010-05-17 15:00:01 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
|
|
|
# One of the work bits is on. Find out which one.
|
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_work_tif:
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lio_mcck_pending
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lio_reschedule
|
2017-02-14 08:42:34 +07:00
|
|
|
#ifdef CONFIG_LIVEPATCH
|
|
|
|
TSTMSK __TI_flags(%r12),_TIF_PATCH_PENDING
|
|
|
|
jo .Lio_patch_pending
|
|
|
|
#endif
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_SIGPENDING
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lio_sigpending
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_NOTIFY_RESUME
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lio_notify_resume
|
2016-01-26 20:10:34 +07:00
|
|
|
TSTMSK __TI_flags(%r12),_TIF_GUARDED_STORAGE
|
|
|
|
jo .Lio_guarded_storage
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_FPU
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
jo .Lio_vxrs
|
2017-02-17 14:13:28 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,(_CIF_ASCE_PRIMARY|_CIF_ASCE_SECONDARY)
|
|
|
|
jnz .Lio_asce
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_return # beware of critical section cleanup
|
2008-05-07 14:22:53 +07:00
|
|
|
|
2005-06-26 04:55:30 +07:00
|
|
|
#
|
2014-04-15 17:55:07 +07:00
|
|
|
# _CIF_MCCK_PENDING is set, call handler
|
2005-06-26 04:55:30 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_mcck_pending:
|
|
|
|
# TRACE_IRQS_ON already done at .Lio_return
|
2007-07-27 17:29:18 +07:00
|
|
|
brasl %r14,s390_handle_mcck # TIF bit will be cleared by handler
|
2010-05-17 15:00:02 +07:00
|
|
|
TRACE_IRQS_OFF
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_return
|
2005-06-26 04:55:30 +07:00
|
|
|
|
s390/uaccess: rework uaccess code - fix locking issues
The current uaccess code uses a page table walk in some circumstances,
e.g. in case of the in atomic futex operations or if running on old
hardware which doesn't support the mvcos instruction.
However it turned out that the page table walk code does not correctly
lock page tables when accessing page table entries.
In other words: a different cpu may invalidate a page table entry while
the current cpu inspects the pte. This may lead to random data corruption.
Adding correct locking however isn't trivial for all uaccess operations.
Especially copy_in_user() is problematic since that requires to hold at
least two locks, but must be protected against ABBA deadlock when a
different cpu also performs a copy_in_user() operation.
So the solution is a different approach where we change address spaces:
User space runs in primary address mode, or access register mode within
vdso code, like it currently already does.
The kernel usually also runs in home space mode, however when accessing
user space the kernel switches to primary or secondary address mode if
the mvcos instruction is not available or if a compare-and-swap (futex)
instruction on a user space address is performed.
KVM however is special, since that requires the kernel to run in home
address space while implicitly accessing user space with the sie
instruction.
So we end up with:
User space:
- runs in primary or access register mode
- cr1 contains the user asce
- cr7 contains the user asce
- cr13 contains the kernel asce
Kernel space:
- runs in home space mode
- cr1 contains the user or kernel asce
-> the kernel asce is loaded when a uaccess requires primary or
secondary address mode
- cr7 contains the user or kernel asce, (changed with set_fs())
- cr13 contains the kernel asce
In case of uaccess the kernel changes to:
- primary space mode in case of a uaccess (copy_to_user) and uses
e.g. the mvcp instruction to access user space. However the kernel
will stay in home space mode if the mvcos instruction is available
- secondary space mode in case of futex atomic operations, so that the
instructions come from primary address space and data from secondary
space
In case of kvm the kernel runs in home space mode, but cr1 gets switched
to contain the gmap asce before the sie instruction gets executed. When
the sie instruction is finished cr1 will be switched back to contain the
user asce.
A context switch between two processes will always load the kernel asce
for the next process in cr1. So the first exit to user space is a bit
more expensive (one extra load control register instruction) than before,
however keeps the code rather simple.
In sum this means there is no need to perform any error prone page table
walks anymore when accessing user space.
The patch seems to be rather large, however it mainly removes the
the page table walk code and restores the previously deleted "standard"
uaccess code, with a couple of changes.
The uaccess without mvcos mode can be enforced with the "uaccess_primary"
kernel parameter.
Reported-by: Christian Borntraeger <borntraeger@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2014-03-21 16:42:25 +07:00
|
|
|
#
|
2017-02-17 14:13:28 +07:00
|
|
|
# _CIF_ASCE_PRIMARY and/or CIF_ASCE_SECONDARY set, load user space asce
|
s390/uaccess: rework uaccess code - fix locking issues
The current uaccess code uses a page table walk in some circumstances,
e.g. in case of the in atomic futex operations or if running on old
hardware which doesn't support the mvcos instruction.
However it turned out that the page table walk code does not correctly
lock page tables when accessing page table entries.
In other words: a different cpu may invalidate a page table entry while
the current cpu inspects the pte. This may lead to random data corruption.
Adding correct locking however isn't trivial for all uaccess operations.
Especially copy_in_user() is problematic since that requires to hold at
least two locks, but must be protected against ABBA deadlock when a
different cpu also performs a copy_in_user() operation.
So the solution is a different approach where we change address spaces:
User space runs in primary address mode, or access register mode within
vdso code, like it currently already does.
The kernel usually also runs in home space mode, however when accessing
user space the kernel switches to primary or secondary address mode if
the mvcos instruction is not available or if a compare-and-swap (futex)
instruction on a user space address is performed.
KVM however is special, since that requires the kernel to run in home
address space while implicitly accessing user space with the sie
instruction.
So we end up with:
User space:
- runs in primary or access register mode
- cr1 contains the user asce
- cr7 contains the user asce
- cr13 contains the kernel asce
Kernel space:
- runs in home space mode
- cr1 contains the user or kernel asce
-> the kernel asce is loaded when a uaccess requires primary or
secondary address mode
- cr7 contains the user or kernel asce, (changed with set_fs())
- cr13 contains the kernel asce
In case of uaccess the kernel changes to:
- primary space mode in case of a uaccess (copy_to_user) and uses
e.g. the mvcp instruction to access user space. However the kernel
will stay in home space mode if the mvcos instruction is available
- secondary space mode in case of futex atomic operations, so that the
instructions come from primary address space and data from secondary
space
In case of kvm the kernel runs in home space mode, but cr1 gets switched
to contain the gmap asce before the sie instruction gets executed. When
the sie instruction is finished cr1 will be switched back to contain the
user asce.
A context switch between two processes will always load the kernel asce
for the next process in cr1. So the first exit to user space is a bit
more expensive (one extra load control register instruction) than before,
however keeps the code rather simple.
In sum this means there is no need to perform any error prone page table
walks anymore when accessing user space.
The patch seems to be rather large, however it mainly removes the
the page table walk code and restores the previously deleted "standard"
uaccess code, with a couple of changes.
The uaccess without mvcos mode can be enforced with the "uaccess_primary"
kernel parameter.
Reported-by: Christian Borntraeger <borntraeger@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2014-03-21 16:42:25 +07:00
|
|
|
#
|
2017-02-17 14:13:28 +07:00
|
|
|
.Lio_asce:
|
s390: remove all code using the access register mode
The vdso code for the getcpu() and the clock_gettime() call use the access
register mode to access the per-CPU vdso data page with the current code.
An alternative to the complicated AR mode is to use the secondary space
mode. This makes the vdso faster and quite a bit simpler. The downside is
that the uaccess code has to be changed quite a bit.
Which instructions are used depends on the machine and what kind of uaccess
operation is requested. The instruction dictates which ASCE value needs
to be loaded into %cr1 and %cr7.
The different cases:
* User copy with MVCOS for z10 and newer machines
The MVCOS instruction can copy between the primary space (aka user) and
the home space (aka kernel) directly. For set_fs(KERNEL_DS) the kernel
ASCE is loaded into %cr1. For set_fs(USER_DS) the user space is already
loaded in %cr1.
* User copy with MVCP/MVCS for older machines
To be able to execute the MVCP/MVCS instructions the kernel needs to
switch to primary mode. The control register %cr1 has to be set to the
kernel ASCE and %cr7 to either the kernel ASCE or the user ASCE dependent
on set_fs(KERNEL_DS) vs set_fs(USER_DS).
* Data access in the user address space for strnlen / futex
To use "normal" instruction with data from the user address space the
secondary space mode is used. The kernel needs to switch to primary mode,
%cr1 has to contain the kernel ASCE and %cr7 either the user ASCE or the
kernel ASCE, dependent on set_fs.
To load a new value into %cr1 or %cr7 is an expensive operation, the kernel
tries to be lazy about it. E.g. for multiple user copies in a row with
MVCP/MVCS the replacement of the vdso ASCE in %cr7 with the user ASCE is
done only once. On return to user space a CPU bit is checked that loads the
vdso ASCE again.
To enable and disable the data access via the secondary space two new
functions are added, enable_sacf_uaccess and disable_sacf_uaccess. The fact
that a context is in secondary space uaccess mode is stored in the
mm_segment_t value for the task. The code of an interrupt may use set_fs
as long as it returns to the previous state it got with get_fs with another
call to set_fs. The code in finish_arch_post_lock_switch simply has to do a
set_fs with the current mm_segment_t value for the task.
For CPUs with MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode, lazy | user | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
For CPUs without MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode lazy | kernel | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
The lines with "lazy" refer to the state after a copy via the secondary
space with a delayed reload of %cr1 and %cr7.
There are three hardware address spaces that can cause a DAT exception,
primary, secondary and home space. The exception can be related to
four different fault types: user space fault, vdso fault, kernel fault,
and the gmap faults.
Dependent on the set_fs state and normal vs. sacf mode there are a number
of fault combinations:
1) user address space fault via the primary ASCE
2) gmap address space fault via the primary ASCE
3) kernel address space fault via the primary ASCE for machines with
MVCOS and set_fs(KERNEL_DS)
4) vdso address space faults via the secondary ASCE with an invalid
address while running in secondary space in problem state
5) user address space fault via the secondary ASCE for user-copy
based on the secondary space mode, e.g. futex_ops or strnlen_user
6) kernel address space fault via the secondary ASCE for user-copy
with secondary space mode with set_fs(KERNEL_DS)
7) kernel address space fault via the primary ASCE for user-copy
with secondary space mode with set_fs(USER_DS) on machines without
MVCOS.
8) kernel address space fault via the home space ASCE
Replace user_space_fault() with a new function get_fault_type() that
can distinguish all four different fault types.
With these changes the futex atomic ops from the kernel and the
strnlen_user will get a little bit slower, as well as the old style
uaccess with MVCP/MVCS. All user accesses based on MVCOS will be as
fast as before. On the positive side, the user space vdso code is a
lot faster and Linux ceases to use the complicated AR mode.
Reviewed-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
2017-08-22 17:08:22 +07:00
|
|
|
ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_SECONDARY
|
|
|
|
lctlg %c7,%c7,__LC_VDSO_ASCE # load secondary asce
|
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_ASCE_PRIMARY
|
|
|
|
jz .Lio_return
|
|
|
|
#ifndef CONFIG_HAVE_MARCH_Z10_FEATURES
|
|
|
|
tm __LC_STFLE_FAC_LIST+3,0x10 # has MVCOS ?
|
|
|
|
jnz .Lio_set_fs_fixup
|
2017-02-17 14:12:30 +07:00
|
|
|
ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_PRIMARY
|
s390/uaccess: rework uaccess code - fix locking issues
The current uaccess code uses a page table walk in some circumstances,
e.g. in case of the in atomic futex operations or if running on old
hardware which doesn't support the mvcos instruction.
However it turned out that the page table walk code does not correctly
lock page tables when accessing page table entries.
In other words: a different cpu may invalidate a page table entry while
the current cpu inspects the pte. This may lead to random data corruption.
Adding correct locking however isn't trivial for all uaccess operations.
Especially copy_in_user() is problematic since that requires to hold at
least two locks, but must be protected against ABBA deadlock when a
different cpu also performs a copy_in_user() operation.
So the solution is a different approach where we change address spaces:
User space runs in primary address mode, or access register mode within
vdso code, like it currently already does.
The kernel usually also runs in home space mode, however when accessing
user space the kernel switches to primary or secondary address mode if
the mvcos instruction is not available or if a compare-and-swap (futex)
instruction on a user space address is performed.
KVM however is special, since that requires the kernel to run in home
address space while implicitly accessing user space with the sie
instruction.
So we end up with:
User space:
- runs in primary or access register mode
- cr1 contains the user asce
- cr7 contains the user asce
- cr13 contains the kernel asce
Kernel space:
- runs in home space mode
- cr1 contains the user or kernel asce
-> the kernel asce is loaded when a uaccess requires primary or
secondary address mode
- cr7 contains the user or kernel asce, (changed with set_fs())
- cr13 contains the kernel asce
In case of uaccess the kernel changes to:
- primary space mode in case of a uaccess (copy_to_user) and uses
e.g. the mvcp instruction to access user space. However the kernel
will stay in home space mode if the mvcos instruction is available
- secondary space mode in case of futex atomic operations, so that the
instructions come from primary address space and data from secondary
space
In case of kvm the kernel runs in home space mode, but cr1 gets switched
to contain the gmap asce before the sie instruction gets executed. When
the sie instruction is finished cr1 will be switched back to contain the
user asce.
A context switch between two processes will always load the kernel asce
for the next process in cr1. So the first exit to user space is a bit
more expensive (one extra load control register instruction) than before,
however keeps the code rather simple.
In sum this means there is no need to perform any error prone page table
walks anymore when accessing user space.
The patch seems to be rather large, however it mainly removes the
the page table walk code and restores the previously deleted "standard"
uaccess code, with a couple of changes.
The uaccess without mvcos mode can be enforced with the "uaccess_primary"
kernel parameter.
Reported-by: Christian Borntraeger <borntraeger@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2014-03-21 16:42:25 +07:00
|
|
|
lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
|
s390: remove all code using the access register mode
The vdso code for the getcpu() and the clock_gettime() call use the access
register mode to access the per-CPU vdso data page with the current code.
An alternative to the complicated AR mode is to use the secondary space
mode. This makes the vdso faster and quite a bit simpler. The downside is
that the uaccess code has to be changed quite a bit.
Which instructions are used depends on the machine and what kind of uaccess
operation is requested. The instruction dictates which ASCE value needs
to be loaded into %cr1 and %cr7.
The different cases:
* User copy with MVCOS for z10 and newer machines
The MVCOS instruction can copy between the primary space (aka user) and
the home space (aka kernel) directly. For set_fs(KERNEL_DS) the kernel
ASCE is loaded into %cr1. For set_fs(USER_DS) the user space is already
loaded in %cr1.
* User copy with MVCP/MVCS for older machines
To be able to execute the MVCP/MVCS instructions the kernel needs to
switch to primary mode. The control register %cr1 has to be set to the
kernel ASCE and %cr7 to either the kernel ASCE or the user ASCE dependent
on set_fs(KERNEL_DS) vs set_fs(USER_DS).
* Data access in the user address space for strnlen / futex
To use "normal" instruction with data from the user address space the
secondary space mode is used. The kernel needs to switch to primary mode,
%cr1 has to contain the kernel ASCE and %cr7 either the user ASCE or the
kernel ASCE, dependent on set_fs.
To load a new value into %cr1 or %cr7 is an expensive operation, the kernel
tries to be lazy about it. E.g. for multiple user copies in a row with
MVCP/MVCS the replacement of the vdso ASCE in %cr7 with the user ASCE is
done only once. On return to user space a CPU bit is checked that loads the
vdso ASCE again.
To enable and disable the data access via the secondary space two new
functions are added, enable_sacf_uaccess and disable_sacf_uaccess. The fact
that a context is in secondary space uaccess mode is stored in the
mm_segment_t value for the task. The code of an interrupt may use set_fs
as long as it returns to the previous state it got with get_fs with another
call to set_fs. The code in finish_arch_post_lock_switch simply has to do a
set_fs with the current mm_segment_t value for the task.
For CPUs with MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode, lazy | user | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
For CPUs without MVCOS:
CPU running in | %cr1 ASCE | %cr7 ASCE |
--------------------------------------|-----------|-----------|
user space | user | vdso |
kernel, USER_DS, normal-mode | user | vdso |
kernel, USER_DS, normal-mode lazy | kernel | user |
kernel, USER_DS, sacf-mode | kernel | user |
kernel, KERNEL_DS, normal-mode | kernel | vdso |
kernel, KERNEL_DS, normal-mode, lazy | kernel | kernel |
kernel, KERNEL_DS, sacf-mode | kernel | kernel |
The lines with "lazy" refer to the state after a copy via the secondary
space with a delayed reload of %cr1 and %cr7.
There are three hardware address spaces that can cause a DAT exception,
primary, secondary and home space. The exception can be related to
four different fault types: user space fault, vdso fault, kernel fault,
and the gmap faults.
Dependent on the set_fs state and normal vs. sacf mode there are a number
of fault combinations:
1) user address space fault via the primary ASCE
2) gmap address space fault via the primary ASCE
3) kernel address space fault via the primary ASCE for machines with
MVCOS and set_fs(KERNEL_DS)
4) vdso address space faults via the secondary ASCE with an invalid
address while running in secondary space in problem state
5) user address space fault via the secondary ASCE for user-copy
based on the secondary space mode, e.g. futex_ops or strnlen_user
6) kernel address space fault via the secondary ASCE for user-copy
with secondary space mode with set_fs(KERNEL_DS)
7) kernel address space fault via the primary ASCE for user-copy
with secondary space mode with set_fs(USER_DS) on machines without
MVCOS.
8) kernel address space fault via the home space ASCE
Replace user_space_fault() with a new function get_fault_type() that
can distinguish all four different fault types.
With these changes the futex atomic ops from the kernel and the
strnlen_user will get a little bit slower, as well as the old style
uaccess with MVCP/MVCS. All user accesses based on MVCOS will be as
fast as before. On the positive side, the user space vdso code is a
lot faster and Linux ceases to use the complicated AR mode.
Reviewed-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
2017-08-22 17:08:22 +07:00
|
|
|
j .Lio_return
|
|
|
|
.Lio_set_fs_fixup:
|
|
|
|
#endif
|
2017-02-17 14:13:28 +07:00
|
|
|
larl %r14,.Lio_return
|
|
|
|
jg set_fs_fixup
|
s390/uaccess: rework uaccess code - fix locking issues
The current uaccess code uses a page table walk in some circumstances,
e.g. in case of the in atomic futex operations or if running on old
hardware which doesn't support the mvcos instruction.
However it turned out that the page table walk code does not correctly
lock page tables when accessing page table entries.
In other words: a different cpu may invalidate a page table entry while
the current cpu inspects the pte. This may lead to random data corruption.
Adding correct locking however isn't trivial for all uaccess operations.
Especially copy_in_user() is problematic since that requires to hold at
least two locks, but must be protected against ABBA deadlock when a
different cpu also performs a copy_in_user() operation.
So the solution is a different approach where we change address spaces:
User space runs in primary address mode, or access register mode within
vdso code, like it currently already does.
The kernel usually also runs in home space mode, however when accessing
user space the kernel switches to primary or secondary address mode if
the mvcos instruction is not available or if a compare-and-swap (futex)
instruction on a user space address is performed.
KVM however is special, since that requires the kernel to run in home
address space while implicitly accessing user space with the sie
instruction.
So we end up with:
User space:
- runs in primary or access register mode
- cr1 contains the user asce
- cr7 contains the user asce
- cr13 contains the kernel asce
Kernel space:
- runs in home space mode
- cr1 contains the user or kernel asce
-> the kernel asce is loaded when a uaccess requires primary or
secondary address mode
- cr7 contains the user or kernel asce, (changed with set_fs())
- cr13 contains the kernel asce
In case of uaccess the kernel changes to:
- primary space mode in case of a uaccess (copy_to_user) and uses
e.g. the mvcp instruction to access user space. However the kernel
will stay in home space mode if the mvcos instruction is available
- secondary space mode in case of futex atomic operations, so that the
instructions come from primary address space and data from secondary
space
In case of kvm the kernel runs in home space mode, but cr1 gets switched
to contain the gmap asce before the sie instruction gets executed. When
the sie instruction is finished cr1 will be switched back to contain the
user asce.
A context switch between two processes will always load the kernel asce
for the next process in cr1. So the first exit to user space is a bit
more expensive (one extra load control register instruction) than before,
however keeps the code rather simple.
In sum this means there is no need to perform any error prone page table
walks anymore when accessing user space.
The patch seems to be rather large, however it mainly removes the
the page table walk code and restores the previously deleted "standard"
uaccess code, with a couple of changes.
The uaccess without mvcos mode can be enforced with the "uaccess_primary"
kernel parameter.
Reported-by: Christian Borntraeger <borntraeger@de.ibm.com>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2014-03-21 16:42:25 +07:00
|
|
|
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
#
|
|
|
|
# CIF_FPU is set, restore floating-point controls and floating-point registers.
|
|
|
|
#
|
|
|
|
.Lio_vxrs:
|
|
|
|
larl %r14,.Lio_return
|
|
|
|
jg load_fpu_regs
|
|
|
|
|
2016-01-26 20:10:34 +07:00
|
|
|
#
|
|
|
|
# _TIF_GUARDED_STORAGE is set, call guarded_storage_load
|
|
|
|
#
|
|
|
|
.Lio_guarded_storage:
|
|
|
|
# TRACE_IRQS_ON already done at .Lio_return
|
|
|
|
ssm __LC_SVC_NEW_PSW # reenable interrupts
|
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
|
|
|
brasl %r14,gs_load_bc_cb
|
|
|
|
ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts
|
|
|
|
TRACE_IRQS_OFF
|
|
|
|
j .Lio_return
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
|
|
|
# _TIF_NEED_RESCHED is set, call schedule
|
2006-09-28 21:56:37 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_reschedule:
|
|
|
|
# TRACE_IRQS_ON already done at .Lio_return
|
2011-12-27 17:27:15 +07:00
|
|
|
ssm __LC_SVC_NEW_PSW # reenable interrupts
|
2006-09-28 21:56:37 +07:00
|
|
|
brasl %r14,schedule # call scheduler
|
2011-12-27 17:27:15 +07:00
|
|
|
ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts
|
2007-11-20 17:13:32 +07:00
|
|
|
TRACE_IRQS_OFF
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_return
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2017-02-14 08:42:34 +07:00
|
|
|
#
|
|
|
|
# _TIF_PATCH_PENDING is set, call klp_update_patch_state
|
|
|
|
#
|
|
|
|
#ifdef CONFIG_LIVEPATCH
|
|
|
|
.Lio_patch_pending:
|
|
|
|
lg %r2,__LC_CURRENT # pass pointer to task struct
|
|
|
|
larl %r14,.Lio_return
|
|
|
|
jg klp_update_patch_state
|
|
|
|
#endif
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2008-04-30 14:53:08 +07:00
|
|
|
# _TIF_SIGPENDING or is set, call do_signal
|
2005-04-17 05:20:36 +07:00
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_sigpending:
|
|
|
|
# TRACE_IRQS_ON already done at .Lio_return
|
2011-12-27 17:27:15 +07:00
|
|
|
ssm __LC_SVC_NEW_PSW # reenable interrupts
|
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
|
|
|
brasl %r14,do_signal
|
|
|
|
ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts
|
2007-11-20 17:13:32 +07:00
|
|
|
TRACE_IRQS_OFF
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_return
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2008-10-11 02:33:20 +07:00
|
|
|
#
|
|
|
|
# _TIF_NOTIFY_RESUME or is set, call do_notify_resume
|
|
|
|
#
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lio_notify_resume:
|
|
|
|
# TRACE_IRQS_ON already done at .Lio_return
|
2011-12-27 17:27:15 +07:00
|
|
|
ssm __LC_SVC_NEW_PSW # reenable interrupts
|
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
|
|
|
brasl %r14,do_notify_resume
|
|
|
|
ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts
|
2008-10-11 02:33:20 +07:00
|
|
|
TRACE_IRQS_OFF
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_return
|
2008-10-11 02:33:20 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* External interrupt handler routine
|
|
|
|
*/
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(ext_int_handler)
|
2012-05-09 21:27:39 +07:00
|
|
|
STCK __LC_INT_CLOCK
|
2008-12-31 21:11:41 +07:00
|
|
|
stpt __LC_ASYNC_ENTER_TIMER
|
2018-01-16 13:11:45 +07:00
|
|
|
BPOFF
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r8,%r15,__LC_SAVE_AREA_ASYNC
|
2016-11-08 17:08:26 +07:00
|
|
|
lg %r12,__LC_CURRENT
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
larl %r13,cleanup_critical
|
2011-12-27 17:27:15 +07:00
|
|
|
lmg %r8,%r9,__LC_EXT_OLD_PSW
|
2015-06-22 22:28:14 +07:00
|
|
|
SWITCH_ASYNC __LC_SAVE_AREA_ASYNC,__LC_ASYNC_ENTER_TIMER
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r0,%r7,__PT_R0(%r11)
|
2018-01-16 19:27:30 +07:00
|
|
|
# clear user controlled registers to prevent speculative use
|
|
|
|
xgr %r0,%r0
|
|
|
|
xgr %r1,%r1
|
|
|
|
xgr %r2,%r2
|
|
|
|
xgr %r3,%r3
|
|
|
|
xgr %r4,%r4
|
|
|
|
xgr %r5,%r5
|
|
|
|
xgr %r6,%r6
|
|
|
|
xgr %r7,%r7
|
|
|
|
xgr %r10,%r10
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __PT_R8(64,%r11),__LC_SAVE_AREA_ASYNC
|
|
|
|
stmg %r8,%r9,__PT_PSW(%r11)
|
2013-06-17 19:54:02 +07:00
|
|
|
lghi %r1,__LC_EXT_PARAMS2
|
|
|
|
mvc __PT_INT_CODE(4,%r11),__LC_EXT_CPU_ADDR
|
|
|
|
mvc __PT_INT_PARM(4,%r11),__LC_EXT_PARAMS
|
|
|
|
mvc __PT_INT_PARM_LONG(8,%r11),0(%r1)
|
2014-04-15 17:55:07 +07:00
|
|
|
xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11)
|
2015-08-15 16:42:21 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_IGNORE_IRQ
|
|
|
|
jo .Lio_restore
|
2006-07-03 14:24:46 +07:00
|
|
|
TRACE_IRQS_OFF
|
2012-05-09 21:27:35 +07:00
|
|
|
xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
|
2011-12-27 17:27:15 +07:00
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2013-06-27 14:01:09 +07:00
|
|
|
lghi %r3,EXT_INTERRUPT
|
|
|
|
brasl %r14,do_IRQ
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lio_return
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2012-03-11 22:59:27 +07:00
|
|
|
/*
|
2014-12-03 23:00:08 +07:00
|
|
|
* Load idle PSW. The second "half" of this function is in .Lcleanup_idle.
|
2012-03-11 22:59:27 +07:00
|
|
|
*/
|
|
|
|
ENTRY(psw_idle)
|
2012-07-20 16:15:08 +07:00
|
|
|
stg %r3,__SF_EMPTY(%r15)
|
2014-12-03 23:00:08 +07:00
|
|
|
larl %r1,.Lpsw_idle_lpsw+4
|
2012-03-11 22:59:27 +07:00
|
|
|
stg %r1,__SF_EMPTY+8(%r15)
|
2015-09-18 21:41:36 +07:00
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
larl %r1,smp_cpu_mtid
|
|
|
|
llgf %r1,0(%r1)
|
|
|
|
ltgr %r1,%r1
|
|
|
|
jz .Lpsw_idle_stcctm
|
|
|
|
.insn rsy,0xeb0000000017,%r1,5,__SF_EMPTY+16(%r15)
|
|
|
|
.Lpsw_idle_stcctm:
|
|
|
|
#endif
|
2015-11-19 17:09:45 +07:00
|
|
|
oi __LC_CPU_FLAGS+7,_CIF_ENABLED_WAIT
|
2018-01-16 13:11:45 +07:00
|
|
|
BPON
|
2012-07-20 16:15:08 +07:00
|
|
|
STCK __CLOCK_IDLE_ENTER(%r2)
|
|
|
|
stpt __TIMER_IDLE_ENTER(%r2)
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lpsw_idle_lpsw:
|
2012-03-11 22:59:27 +07:00
|
|
|
lpswe __SF_EMPTY(%r15)
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lpsw_idle_end:
|
2012-03-11 22:59:27 +07:00
|
|
|
|
2015-09-29 15:04:41 +07:00
|
|
|
/*
|
|
|
|
* Store floating-point controls and floating-point or vector register
|
|
|
|
* depending whether the vector facility is available. A critical section
|
|
|
|
* cleanup assures that the registers are stored even if interrupted for
|
|
|
|
* some other work. The CIF_FPU flag is set to trigger a lazy restore
|
|
|
|
* of the register contents at return from io or a system call.
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
*/
|
|
|
|
ENTRY(save_fpu_regs)
|
2015-06-29 21:43:06 +07:00
|
|
|
lg %r2,__LC_CURRENT
|
|
|
|
aghi %r2,__TASK_thread
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_FPU
|
2018-01-26 18:46:47 +07:00
|
|
|
jo .Lsave_fpu_regs_exit
|
2015-06-29 21:43:06 +07:00
|
|
|
stfpc __THREAD_FPU_fpc(%r2)
|
|
|
|
lg %r3,__THREAD_FPU_regs(%r2)
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_VX
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
jz .Lsave_fpu_regs_fp # no -> store FP regs
|
|
|
|
VSTM %v0,%v15,0,%r3 # vstm 0,15,0(3)
|
|
|
|
VSTM %v16,%v31,256,%r3 # vstm 16,31,256(3)
|
|
|
|
j .Lsave_fpu_regs_done # -> set CIF_FPU flag
|
|
|
|
.Lsave_fpu_regs_fp:
|
|
|
|
std 0,0(%r3)
|
|
|
|
std 1,8(%r3)
|
|
|
|
std 2,16(%r3)
|
|
|
|
std 3,24(%r3)
|
|
|
|
std 4,32(%r3)
|
|
|
|
std 5,40(%r3)
|
|
|
|
std 6,48(%r3)
|
|
|
|
std 7,56(%r3)
|
|
|
|
std 8,64(%r3)
|
|
|
|
std 9,72(%r3)
|
|
|
|
std 10,80(%r3)
|
|
|
|
std 11,88(%r3)
|
|
|
|
std 12,96(%r3)
|
|
|
|
std 13,104(%r3)
|
|
|
|
std 14,112(%r3)
|
|
|
|
std 15,120(%r3)
|
|
|
|
.Lsave_fpu_regs_done:
|
|
|
|
oi __LC_CPU_FLAGS+7,_CIF_FPU
|
2018-01-26 18:46:47 +07:00
|
|
|
.Lsave_fpu_regs_exit:
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
.Lsave_fpu_regs_end:
|
2016-01-13 01:30:03 +07:00
|
|
|
EXPORT_SYMBOL(save_fpu_regs)
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
|
2015-09-29 15:04:41 +07:00
|
|
|
/*
|
|
|
|
* Load floating-point controls and floating-point or vector registers.
|
|
|
|
* A critical section cleanup assures that the register contents are
|
|
|
|
* loaded even if interrupted for some other work.
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
*
|
|
|
|
* There are special calling conventions to fit into sysc and io return work:
|
|
|
|
* %r15: <kernel stack>
|
|
|
|
* The function requires:
|
2015-09-29 15:04:41 +07:00
|
|
|
* %r4
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
*/
|
|
|
|
load_fpu_regs:
|
2015-06-29 21:43:06 +07:00
|
|
|
lg %r4,__LC_CURRENT
|
|
|
|
aghi %r4,__TASK_thread
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_FPU
|
2018-01-26 18:46:47 +07:00
|
|
|
jno .Lload_fpu_regs_exit
|
2015-06-29 21:43:06 +07:00
|
|
|
lfpc __THREAD_FPU_fpc(%r4)
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_VX
|
2015-06-29 21:43:06 +07:00
|
|
|
lg %r4,__THREAD_FPU_regs(%r4) # %r4 <- reg save area
|
2015-09-29 15:04:41 +07:00
|
|
|
jz .Lload_fpu_regs_fp # -> no VX, load FP regs
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
VLM %v0,%v15,0,%r4
|
|
|
|
VLM %v16,%v31,256,%r4
|
|
|
|
j .Lload_fpu_regs_done
|
|
|
|
.Lload_fpu_regs_fp:
|
|
|
|
ld 0,0(%r4)
|
|
|
|
ld 1,8(%r4)
|
|
|
|
ld 2,16(%r4)
|
|
|
|
ld 3,24(%r4)
|
|
|
|
ld 4,32(%r4)
|
|
|
|
ld 5,40(%r4)
|
|
|
|
ld 6,48(%r4)
|
|
|
|
ld 7,56(%r4)
|
|
|
|
ld 8,64(%r4)
|
|
|
|
ld 9,72(%r4)
|
|
|
|
ld 10,80(%r4)
|
|
|
|
ld 11,88(%r4)
|
|
|
|
ld 12,96(%r4)
|
|
|
|
ld 13,104(%r4)
|
|
|
|
ld 14,112(%r4)
|
|
|
|
ld 15,120(%r4)
|
|
|
|
.Lload_fpu_regs_done:
|
|
|
|
ni __LC_CPU_FLAGS+7,255-_CIF_FPU
|
2018-01-26 18:46:47 +07:00
|
|
|
.Lload_fpu_regs_exit:
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
.Lload_fpu_regs_end:
|
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.L__critical_end:
|
2005-09-04 05:57:56 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* Machine check handler routines
|
|
|
|
*/
|
2011-07-24 15:48:19 +07:00
|
|
|
ENTRY(mcck_int_handler)
|
2012-05-09 21:27:39 +07:00
|
|
|
STCK __LC_MCCK_CLOCK
|
2018-01-16 13:11:45 +07:00
|
|
|
BPOFF
|
2017-10-12 18:24:48 +07:00
|
|
|
la %r1,4095 # validate r1
|
|
|
|
spt __LC_CPU_TIMER_SAVE_AREA-4095(%r1) # validate cpu timer
|
|
|
|
sckc __LC_CLOCK_COMPARATOR # validate comparator
|
|
|
|
lam %a0,%a15,__LC_AREGS_SAVE_AREA-4095(%r1) # validate acrs
|
|
|
|
lmg %r0,%r15,__LC_GPREGS_SAVE_AREA-4095(%r1)# validate gprs
|
2016-11-08 17:08:26 +07:00
|
|
|
lg %r12,__LC_CURRENT
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
larl %r13,cleanup_critical
|
2011-12-27 17:27:15 +07:00
|
|
|
lmg %r8,%r9,__LC_MCK_OLD_PSW
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_MCCK_CODE,MCCK_CODE_SYSTEM_DAMAGE
|
2014-12-03 23:00:08 +07:00
|
|
|
jo .Lmcck_panic # yes -> rest of mcck code invalid
|
2017-10-12 18:24:48 +07:00
|
|
|
TSTMSK __LC_MCCK_CODE,MCCK_CODE_CR_VALID
|
|
|
|
jno .Lmcck_panic # control registers invalid -> panic
|
|
|
|
la %r14,4095
|
|
|
|
lctlg %c0,%c15,__LC_CREGS_SAVE_AREA-4095(%r14) # validate ctl regs
|
|
|
|
ptlb
|
2017-10-27 17:44:48 +07:00
|
|
|
lg %r11,__LC_MCESAD-4095(%r14) # extended machine check save area
|
2017-10-12 18:24:48 +07:00
|
|
|
nill %r11,0xfc00 # MCESA_ORIGIN_MASK
|
|
|
|
TSTMSK __LC_CREGS_SAVE_AREA+16-4095(%r14),CR2_GUARDED_STORAGE
|
|
|
|
jno 0f
|
|
|
|
TSTMSK __LC_MCCK_CODE,MCCK_CODE_GS_VALID
|
|
|
|
jno 0f
|
|
|
|
.insn rxy,0xe3000000004d,0,__MCESA_GS_SAVE_AREA(%r11) # LGSC
|
|
|
|
0: l %r14,__LC_FP_CREG_SAVE_AREA-4095(%r14)
|
|
|
|
TSTMSK __LC_MCCK_CODE,MCCK_CODE_FC_VALID
|
|
|
|
jo 0f
|
|
|
|
sr %r14,%r14
|
|
|
|
0: sfpc %r14
|
|
|
|
TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_VX
|
|
|
|
jo 0f
|
|
|
|
lghi %r14,__LC_FPREGS_SAVE_AREA
|
|
|
|
ld %f0,0(%r14)
|
|
|
|
ld %f1,8(%r14)
|
|
|
|
ld %f2,16(%r14)
|
|
|
|
ld %f3,24(%r14)
|
|
|
|
ld %f4,32(%r14)
|
|
|
|
ld %f5,40(%r14)
|
|
|
|
ld %f6,48(%r14)
|
|
|
|
ld %f7,56(%r14)
|
|
|
|
ld %f8,64(%r14)
|
|
|
|
ld %f9,72(%r14)
|
|
|
|
ld %f10,80(%r14)
|
|
|
|
ld %f11,88(%r14)
|
|
|
|
ld %f12,96(%r14)
|
|
|
|
ld %f13,104(%r14)
|
|
|
|
ld %f14,112(%r14)
|
|
|
|
ld %f15,120(%r14)
|
|
|
|
j 1f
|
|
|
|
0: VLM %v0,%v15,0,%r11
|
|
|
|
VLM %v16,%v31,256,%r11
|
|
|
|
1: lghi %r14,__LC_CPU_TIMER_SAVE_AREA
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __LC_MCCK_ENTER_TIMER(8),0(%r14)
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_MCCK_CODE,MCCK_CODE_CPU_TIMER_VALID
|
2011-12-27 17:27:15 +07:00
|
|
|
jo 3f
|
2006-06-29 19:58:05 +07:00
|
|
|
la %r14,__LC_SYNC_ENTER_TIMER
|
|
|
|
clc 0(8,%r14),__LC_ASYNC_ENTER_TIMER
|
|
|
|
jl 0f
|
|
|
|
la %r14,__LC_ASYNC_ENTER_TIMER
|
|
|
|
0: clc 0(8,%r14),__LC_EXIT_TIMER
|
2011-12-27 17:27:15 +07:00
|
|
|
jl 1f
|
2006-06-29 19:58:05 +07:00
|
|
|
la %r14,__LC_EXIT_TIMER
|
2011-12-27 17:27:15 +07:00
|
|
|
1: clc 0(8,%r14),__LC_LAST_UPDATE_TIMER
|
|
|
|
jl 2f
|
2006-06-29 19:58:05 +07:00
|
|
|
la %r14,__LC_LAST_UPDATE_TIMER
|
2011-12-27 17:27:15 +07:00
|
|
|
2: spt 0(%r14)
|
2010-05-17 15:00:03 +07:00
|
|
|
mvc __LC_MCCK_ENTER_TIMER(8),0(%r14)
|
2017-10-12 18:24:48 +07:00
|
|
|
3: TSTMSK __LC_MCCK_CODE,MCCK_CODE_PSW_MWP_VALID
|
|
|
|
jno .Lmcck_panic
|
|
|
|
tmhh %r8,0x0001 # interrupting from user ?
|
|
|
|
jnz 4f
|
|
|
|
TSTMSK __LC_MCCK_CODE,MCCK_CODE_PSW_IA_VALID
|
|
|
|
jno .Lmcck_panic
|
|
|
|
4: SWITCH_ASYNC __LC_GPREGS_SAVE_AREA+64,__LC_MCCK_ENTER_TIMER
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lmcck_skip:
|
2013-02-28 22:28:41 +07:00
|
|
|
lghi %r14,__LC_GPREGS_SAVE_AREA+64
|
|
|
|
stmg %r0,%r7,__PT_R0(%r11)
|
2018-01-16 19:27:30 +07:00
|
|
|
# clear user controlled registers to prevent speculative use
|
|
|
|
xgr %r0,%r0
|
|
|
|
xgr %r1,%r1
|
|
|
|
xgr %r2,%r2
|
|
|
|
xgr %r3,%r3
|
|
|
|
xgr %r4,%r4
|
|
|
|
xgr %r5,%r5
|
|
|
|
xgr %r6,%r6
|
|
|
|
xgr %r7,%r7
|
|
|
|
xgr %r10,%r10
|
2013-02-28 22:28:41 +07:00
|
|
|
mvc __PT_R8(64,%r11),0(%r14)
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r8,%r9,__PT_PSW(%r11)
|
2014-04-15 17:55:07 +07:00
|
|
|
xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11)
|
2011-12-27 17:27:15 +07:00
|
|
|
xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
|
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2005-06-26 04:55:30 +07:00
|
|
|
brasl %r14,s390_do_machine_check
|
2011-12-27 17:27:15 +07:00
|
|
|
tm __PT_PSW+1(%r11),0x01 # returning to user ?
|
2014-12-03 23:00:08 +07:00
|
|
|
jno .Lmcck_return
|
2005-06-26 04:55:30 +07:00
|
|
|
lg %r1,__LC_KERNEL_STACK # switch to kernel stack
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11)
|
|
|
|
xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1)
|
|
|
|
la %r11,STACK_FRAME_OVERHEAD(%r1)
|
2005-06-26 04:55:30 +07:00
|
|
|
lgr %r15,%r1
|
2011-12-27 17:27:15 +07:00
|
|
|
ssm __LC_PGM_NEW_PSW # turn dat on, keep irqs off
|
2015-10-01 22:02:48 +07:00
|
|
|
TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING
|
2014-12-03 23:00:08 +07:00
|
|
|
jno .Lmcck_return
|
2006-07-03 14:24:46 +07:00
|
|
|
TRACE_IRQS_OFF
|
2005-06-26 04:55:30 +07:00
|
|
|
brasl %r14,s390_handle_mcck
|
2006-07-03 14:24:46 +07:00
|
|
|
TRACE_IRQS_ON
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lmcck_return:
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r14,__LC_VDSO_PER_CPU
|
|
|
|
lmg %r0,%r10,__PT_R0(%r11)
|
|
|
|
mvc __LC_RETURN_MCCK_PSW(16),__PT_PSW(%r11) # move return PSW
|
2006-06-29 19:58:05 +07:00
|
|
|
tm __LC_RETURN_MCCK_PSW+1,0x01 # returning to user ?
|
|
|
|
jno 0f
|
2018-01-16 13:36:46 +07:00
|
|
|
BPEXIT __TI_flags(%r12),_TIF_ISOLATE_BP
|
2006-06-29 19:58:05 +07:00
|
|
|
stpt __LC_EXIT_TIMER
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER
|
|
|
|
0: lmg %r11,%r15,__PT_R11(%r11)
|
|
|
|
lpswe __LC_RETURN_MCCK_PSW
|
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lmcck_panic:
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r15,__LC_PANIC_STACK
|
2016-12-02 19:29:22 +07:00
|
|
|
la %r11,STACK_FRAME_OVERHEAD(%r15)
|
2014-12-03 23:00:08 +07:00
|
|
|
j .Lmcck_skip
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2011-08-03 21:44:19 +07:00
|
|
|
#
|
|
|
|
# PSW restart interrupt handler
|
|
|
|
#
|
2012-03-11 22:59:26 +07:00
|
|
|
ENTRY(restart_int_handler)
|
2018-03-26 20:23:33 +07:00
|
|
|
ALTERNATIVE "", ".insn s,0xb2800000,_LPP_OFFSET", 40
|
|
|
|
stg %r15,__LC_SAVE_AREA_RESTART
|
2012-03-11 22:59:26 +07:00
|
|
|
lg %r15,__LC_RESTART_STACK
|
2011-12-27 17:27:15 +07:00
|
|
|
aghi %r15,-__PT_SIZE # create pt_regs on stack
|
2012-03-11 22:59:26 +07:00
|
|
|
xc 0(__PT_SIZE,%r15),0(%r15)
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r0,%r14,__PT_R0(%r15)
|
|
|
|
mvc __PT_R15(8,%r15),__LC_SAVE_AREA_RESTART
|
|
|
|
mvc __PT_PSW(16,%r15),__LC_RST_OLD_PSW # store restart old psw
|
2012-03-11 22:59:26 +07:00
|
|
|
aghi %r15,-STACK_FRAME_OVERHEAD # create stack frame on stack
|
|
|
|
xc 0(STACK_FRAME_OVERHEAD,%r15),0(%r15)
|
2012-06-05 14:59:52 +07:00
|
|
|
lg %r1,__LC_RESTART_FN # load fn, parm & source cpu
|
|
|
|
lg %r2,__LC_RESTART_DATA
|
|
|
|
lg %r3,__LC_RESTART_SOURCE
|
2012-03-11 22:59:26 +07:00
|
|
|
ltgr %r3,%r3 # test source cpu address
|
|
|
|
jm 1f # negative -> skip source stop
|
2012-06-04 20:05:43 +07:00
|
|
|
0: sigp %r4,%r3,SIGP_SENSE # sigp sense to source cpu
|
2012-03-11 22:59:26 +07:00
|
|
|
brc 10,0b # wait for status stored
|
|
|
|
1: basr %r14,%r1 # call function
|
|
|
|
stap __SF_EMPTY(%r15) # store cpu address
|
|
|
|
llgh %r3,__SF_EMPTY(%r15)
|
2012-06-04 20:05:43 +07:00
|
|
|
2: sigp %r4,%r3,SIGP_STOP # sigp stop to current cpu
|
2012-03-11 22:59:26 +07:00
|
|
|
brc 2,2b
|
|
|
|
3: j 3b
|
2011-08-03 21:44:19 +07:00
|
|
|
|
2011-01-05 18:47:25 +07:00
|
|
|
.section .kprobes.text, "ax"
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#ifdef CONFIG_CHECK_STACK
|
|
|
|
/*
|
|
|
|
* The synchronous or the asynchronous stack overflowed. We are dead.
|
|
|
|
* No need to properly save the registers, we are going to panic anyway.
|
|
|
|
* Setup a pt_regs so that show_trace can provide a good call trace.
|
|
|
|
*/
|
|
|
|
stack_overflow:
|
2013-04-24 15:20:43 +07:00
|
|
|
lg %r15,__LC_PANIC_STACK # change to panic stack
|
|
|
|
la %r11,STACK_FRAME_OVERHEAD(%r15)
|
2011-12-27 17:27:15 +07:00
|
|
|
stmg %r0,%r7,__PT_R0(%r11)
|
|
|
|
stmg %r8,%r9,__PT_PSW(%r11)
|
|
|
|
mvc __PT_R8(64,%r11),0(%r14)
|
|
|
|
stg %r10,__PT_ORIG_GPR2(%r11) # store last break to orig_gpr2
|
|
|
|
xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
|
|
|
|
lgr %r2,%r11 # pass pointer to pt_regs
|
2005-04-17 05:20:36 +07:00
|
|
|
jg kernel_stack_overflow
|
|
|
|
#endif
|
|
|
|
|
|
|
|
cleanup_critical:
|
2015-06-22 22:26:40 +07:00
|
|
|
#if IS_ENABLED(CONFIG_KVM)
|
|
|
|
clg %r9,BASED(.Lcleanup_table_sie) # .Lsie_gmap
|
|
|
|
jl 0f
|
|
|
|
clg %r9,BASED(.Lcleanup_table_sie+8)# .Lsie_done
|
|
|
|
jl .Lcleanup_sie
|
|
|
|
#endif
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_table) # system_call
|
2005-04-17 05:20:36 +07:00
|
|
|
jl 0f
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_table+8) # .Lsysc_do_svc
|
|
|
|
jl .Lcleanup_system_call
|
|
|
|
clg %r9,BASED(.Lcleanup_table+16) # .Lsysc_tif
|
2005-04-17 05:20:36 +07:00
|
|
|
jl 0f
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_table+24) # .Lsysc_restore
|
|
|
|
jl .Lcleanup_sysc_tif
|
|
|
|
clg %r9,BASED(.Lcleanup_table+32) # .Lsysc_done
|
|
|
|
jl .Lcleanup_sysc_restore
|
|
|
|
clg %r9,BASED(.Lcleanup_table+40) # .Lio_tif
|
2006-06-29 19:58:05 +07:00
|
|
|
jl 0f
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_table+48) # .Lio_restore
|
|
|
|
jl .Lcleanup_io_tif
|
|
|
|
clg %r9,BASED(.Lcleanup_table+56) # .Lio_done
|
|
|
|
jl .Lcleanup_io_restore
|
|
|
|
clg %r9,BASED(.Lcleanup_table+64) # psw_idle
|
2012-03-11 22:59:27 +07:00
|
|
|
jl 0f
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_table+72) # .Lpsw_idle_end
|
|
|
|
jl .Lcleanup_idle
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_table+80) # save_fpu_regs
|
|
|
|
jl 0f
|
|
|
|
clg %r9,BASED(.Lcleanup_table+88) # .Lsave_fpu_regs_end
|
|
|
|
jl .Lcleanup_save_fpu_regs
|
|
|
|
clg %r9,BASED(.Lcleanup_table+96) # load_fpu_regs
|
|
|
|
jl 0f
|
|
|
|
clg %r9,BASED(.Lcleanup_table+104) # .Lload_fpu_regs_end
|
|
|
|
jl .Lcleanup_load_fpu_regs
|
2018-04-20 21:49:46 +07:00
|
|
|
0: BR_EX %r14
|
2011-12-27 17:27:15 +07:00
|
|
|
|
2015-06-22 22:26:40 +07:00
|
|
|
.align 8
|
|
|
|
.Lcleanup_table:
|
|
|
|
.quad system_call
|
|
|
|
.quad .Lsysc_do_svc
|
|
|
|
.quad .Lsysc_tif
|
|
|
|
.quad .Lsysc_restore
|
|
|
|
.quad .Lsysc_done
|
|
|
|
.quad .Lio_tif
|
|
|
|
.quad .Lio_restore
|
|
|
|
.quad .Lio_done
|
|
|
|
.quad psw_idle
|
|
|
|
.quad .Lpsw_idle_end
|
|
|
|
.quad save_fpu_regs
|
|
|
|
.quad .Lsave_fpu_regs_end
|
|
|
|
.quad load_fpu_regs
|
|
|
|
.quad .Lload_fpu_regs_end
|
|
|
|
|
|
|
|
#if IS_ENABLED(CONFIG_KVM)
|
|
|
|
.Lcleanup_table_sie:
|
|
|
|
.quad .Lsie_gmap
|
|
|
|
.quad .Lsie_done
|
|
|
|
|
|
|
|
.Lcleanup_sie:
|
2017-06-07 16:30:42 +07:00
|
|
|
cghi %r11,__LC_SAVE_AREA_ASYNC #Is this in normal interrupt?
|
|
|
|
je 1f
|
|
|
|
slg %r9,BASED(.Lsie_crit_mcck_start)
|
|
|
|
clg %r9,BASED(.Lsie_crit_mcck_length)
|
|
|
|
jh 1f
|
|
|
|
oi __LC_CPU_FLAGS+7, _CIF_MCCK_GUEST
|
2018-03-20 19:33:43 +07:00
|
|
|
1: BPENTER __SF_SIE_FLAGS(%r15),(_TIF_ISOLATE_BP|_TIF_ISOLATE_BP_GUEST)
|
|
|
|
lg %r9,__SF_SIE_CONTROL(%r15) # get control block pointer
|
2015-10-06 23:06:15 +07:00
|
|
|
ni __SIE_PROG0C+3(%r9),0xfe # no longer in SIE
|
2015-06-22 22:26:40 +07:00
|
|
|
lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
|
|
|
|
larl %r9,sie_exit # skip forward to sie_exit
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14
|
2015-06-22 22:26:40 +07:00
|
|
|
#endif
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_system_call:
|
2011-12-27 17:27:15 +07:00
|
|
|
# check if stpt has been executed
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_system_call_insn)
|
2005-04-17 05:20:36 +07:00
|
|
|
jh 0f
|
|
|
|
mvc __LC_SYNC_ENTER_TIMER(8),__LC_ASYNC_ENTER_TIMER
|
2011-12-27 17:27:15 +07:00
|
|
|
cghi %r11,__LC_SAVE_AREA_ASYNC
|
2010-05-17 15:00:03 +07:00
|
|
|
je 0f
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __LC_SYNC_ENTER_TIMER(8),__LC_MCCK_ENTER_TIMER
|
|
|
|
0: # check if stmg has been executed
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_system_call_insn+8)
|
2005-04-17 05:20:36 +07:00
|
|
|
jh 0f
|
2011-12-27 17:27:15 +07:00
|
|
|
mvc __LC_SAVE_AREA_SYNC(64),0(%r11)
|
|
|
|
0: # check if base register setup + TIF bit load has been done
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_system_call_insn+16)
|
2011-12-27 17:27:15 +07:00
|
|
|
jhe 0f
|
2017-01-25 18:54:17 +07:00
|
|
|
# set up saved register r12 task struct pointer
|
|
|
|
stg %r12,32(%r11)
|
|
|
|
# set up saved register r13 __TASK_thread offset
|
|
|
|
mvc 40(8,%r11),BASED(.Lcleanup_system_call_const)
|
2011-12-27 17:27:15 +07:00
|
|
|
0: # check if the user time update has been done
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_system_call_insn+24)
|
2011-12-27 17:27:15 +07:00
|
|
|
jh 0f
|
|
|
|
lg %r15,__LC_EXIT_TIMER
|
|
|
|
slg %r15,__LC_SYNC_ENTER_TIMER
|
|
|
|
alg %r15,__LC_USER_TIMER
|
|
|
|
stg %r15,__LC_USER_TIMER
|
|
|
|
0: # check if the system time update has been done
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_system_call_insn+32)
|
2011-12-27 17:27:15 +07:00
|
|
|
jh 0f
|
|
|
|
lg %r15,__LC_LAST_UPDATE_TIMER
|
|
|
|
slg %r15,__LC_EXIT_TIMER
|
|
|
|
alg %r15,__LC_SYSTEM_TIMER
|
|
|
|
stg %r15,__LC_SYSTEM_TIMER
|
|
|
|
0: # update accounting time stamp
|
2005-04-17 05:20:36 +07:00
|
|
|
mvc __LC_LAST_UPDATE_TIMER(8),__LC_SYNC_ENTER_TIMER
|
2018-02-22 19:42:29 +07:00
|
|
|
BPENTER __TI_flags(%r12),_TIF_ISOLATE_BP
|
2017-01-25 18:54:17 +07:00
|
|
|
# set up saved register r11
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r15,__LC_KERNEL_STACK
|
2013-04-24 15:20:43 +07:00
|
|
|
la %r9,STACK_FRAME_OVERHEAD(%r15)
|
|
|
|
stg %r9,24(%r11) # r11 pt_regs pointer
|
2011-12-27 17:27:15 +07:00
|
|
|
# fill pt_regs
|
2013-04-24 15:20:43 +07:00
|
|
|
mvc __PT_R8(64,%r9),__LC_SAVE_AREA_SYNC
|
|
|
|
stmg %r0,%r7,__PT_R0(%r9)
|
|
|
|
mvc __PT_PSW(16,%r9),__LC_SVC_OLD_PSW
|
|
|
|
mvc __PT_INT_CODE(4,%r9),__LC_SVC_ILC
|
2014-04-15 17:55:07 +07:00
|
|
|
xc __PT_FLAGS(8,%r9),__PT_FLAGS(%r9)
|
|
|
|
mvi __PT_FLAGS+7(%r9),_PIF_SYSCALL
|
2011-12-27 17:27:15 +07:00
|
|
|
# setup saved register r15
|
|
|
|
stg %r15,56(%r11) # r15 stack pointer
|
|
|
|
# set new psw address and exit
|
2014-12-03 23:00:08 +07:00
|
|
|
larl %r9,.Lsysc_do_svc
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14,%r11
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_system_call_insn:
|
2006-09-28 21:56:37 +07:00
|
|
|
.quad system_call
|
2014-12-03 23:00:08 +07:00
|
|
|
.quad .Lsysc_stmg
|
|
|
|
.quad .Lsysc_per
|
2015-06-22 22:27:48 +07:00
|
|
|
.quad .Lsysc_vtime+36
|
2014-12-03 23:00:08 +07:00
|
|
|
.quad .Lsysc_vtime+42
|
2017-01-25 18:54:17 +07:00
|
|
|
.Lcleanup_system_call_const:
|
|
|
|
.quad __TASK_thread
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_sysc_tif:
|
|
|
|
larl %r9,.Lsysc_tif
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14,%r11
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_sysc_restore:
|
2017-05-02 18:36:00 +07:00
|
|
|
# check if stpt has been executed
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_sysc_restore_insn)
|
2017-05-02 18:36:00 +07:00
|
|
|
jh 0f
|
|
|
|
mvc __LC_EXIT_TIMER(8),__LC_ASYNC_ENTER_TIMER
|
|
|
|
cghi %r11,__LC_SAVE_AREA_ASYNC
|
2010-05-17 15:00:03 +07:00
|
|
|
je 0f
|
2017-05-02 18:36:00 +07:00
|
|
|
mvc __LC_EXIT_TIMER(8),__LC_MCCK_ENTER_TIMER
|
|
|
|
0: clg %r9,BASED(.Lcleanup_sysc_restore_insn+8)
|
|
|
|
je 1f
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r9,24(%r11) # get saved pointer to pt_regs
|
|
|
|
mvc __LC_RETURN_PSW(16),__PT_PSW(%r9)
|
|
|
|
mvc 0(64,%r11),__PT_R8(%r9)
|
|
|
|
lmg %r0,%r7,__PT_R0(%r9)
|
2017-05-02 18:36:00 +07:00
|
|
|
1: lmg %r8,%r9,__LC_RETURN_PSW
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14,%r11
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_sysc_restore_insn:
|
2017-05-02 18:36:00 +07:00
|
|
|
.quad .Lsysc_exit_timer
|
2014-12-03 23:00:08 +07:00
|
|
|
.quad .Lsysc_done - 4
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_io_tif:
|
|
|
|
larl %r9,.Lio_tif
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14,%r11
|
2010-04-09 18:43:00 +07:00
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_io_restore:
|
2017-05-02 18:36:00 +07:00
|
|
|
# check if stpt has been executed
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_io_restore_insn)
|
2017-05-02 18:36:00 +07:00
|
|
|
jh 0f
|
|
|
|
mvc __LC_EXIT_TIMER(8),__LC_MCCK_ENTER_TIMER
|
|
|
|
0: clg %r9,BASED(.Lcleanup_io_restore_insn+8)
|
|
|
|
je 1f
|
2011-12-27 17:27:15 +07:00
|
|
|
lg %r9,24(%r11) # get saved r11 pointer to pt_regs
|
|
|
|
mvc __LC_RETURN_PSW(16),__PT_PSW(%r9)
|
|
|
|
mvc 0(64,%r11),__PT_R8(%r9)
|
|
|
|
lmg %r0,%r7,__PT_R0(%r9)
|
2017-05-02 18:36:00 +07:00
|
|
|
1: lmg %r8,%r9,__LC_RETURN_PSW
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14,%r11
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_io_restore_insn:
|
2017-05-02 18:36:00 +07:00
|
|
|
.quad .Lio_exit_timer
|
2014-12-03 23:00:08 +07:00
|
|
|
.quad .Lio_done - 4
|
2005-09-04 05:57:56 +07:00
|
|
|
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_idle:
|
2015-11-19 17:09:45 +07:00
|
|
|
ni __LC_CPU_FLAGS+7,255-_CIF_ENABLED_WAIT
|
2012-03-11 22:59:27 +07:00
|
|
|
# copy interrupt clock & cpu timer
|
2012-07-20 16:15:08 +07:00
|
|
|
mvc __CLOCK_IDLE_EXIT(8,%r2),__LC_INT_CLOCK
|
|
|
|
mvc __TIMER_IDLE_EXIT(8,%r2),__LC_ASYNC_ENTER_TIMER
|
2012-03-11 22:59:27 +07:00
|
|
|
cghi %r11,__LC_SAVE_AREA_ASYNC
|
|
|
|
je 0f
|
2012-07-20 16:15:08 +07:00
|
|
|
mvc __CLOCK_IDLE_EXIT(8,%r2),__LC_MCCK_CLOCK
|
|
|
|
mvc __TIMER_IDLE_EXIT(8,%r2),__LC_MCCK_ENTER_TIMER
|
2012-03-11 22:59:27 +07:00
|
|
|
0: # check if stck & stpt have been executed
|
2014-12-03 23:00:08 +07:00
|
|
|
clg %r9,BASED(.Lcleanup_idle_insn)
|
2012-03-11 22:59:27 +07:00
|
|
|
jhe 1f
|
2012-07-20 16:15:08 +07:00
|
|
|
mvc __CLOCK_IDLE_ENTER(8,%r2),__CLOCK_IDLE_EXIT(%r2)
|
|
|
|
mvc __TIMER_IDLE_ENTER(8,%r2),__TIMER_IDLE_EXIT(%r2)
|
2015-09-18 21:41:36 +07:00
|
|
|
1: # calculate idle cycles
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
clg %r9,BASED(.Lcleanup_idle_insn)
|
|
|
|
jl 3f
|
|
|
|
larl %r1,smp_cpu_mtid
|
|
|
|
llgf %r1,0(%r1)
|
|
|
|
ltgr %r1,%r1
|
|
|
|
jz 3f
|
|
|
|
.insn rsy,0xeb0000000017,%r1,5,__SF_EMPTY+80(%r15)
|
|
|
|
larl %r3,mt_cycles
|
|
|
|
ag %r3,__LC_PERCPU_OFFSET
|
|
|
|
la %r4,__SF_EMPTY+16(%r15)
|
|
|
|
2: lg %r0,0(%r3)
|
|
|
|
slg %r0,0(%r4)
|
|
|
|
alg %r0,64(%r4)
|
|
|
|
stg %r0,0(%r3)
|
|
|
|
la %r3,8(%r3)
|
|
|
|
la %r4,8(%r4)
|
|
|
|
brct %r1,2b
|
|
|
|
#endif
|
|
|
|
3: # account system time going idle
|
2012-03-11 22:59:27 +07:00
|
|
|
lg %r9,__LC_STEAL_TIMER
|
2012-07-20 16:15:08 +07:00
|
|
|
alg %r9,__CLOCK_IDLE_ENTER(%r2)
|
2012-03-11 22:59:27 +07:00
|
|
|
slg %r9,__LC_LAST_UPDATE_CLOCK
|
|
|
|
stg %r9,__LC_STEAL_TIMER
|
2012-07-20 16:15:08 +07:00
|
|
|
mvc __LC_LAST_UPDATE_CLOCK(8),__CLOCK_IDLE_EXIT(%r2)
|
2012-03-11 22:59:27 +07:00
|
|
|
lg %r9,__LC_SYSTEM_TIMER
|
|
|
|
alg %r9,__LC_LAST_UPDATE_TIMER
|
2012-07-20 16:15:08 +07:00
|
|
|
slg %r9,__TIMER_IDLE_ENTER(%r2)
|
2012-03-11 22:59:27 +07:00
|
|
|
stg %r9,__LC_SYSTEM_TIMER
|
2012-07-20 16:15:08 +07:00
|
|
|
mvc __LC_LAST_UPDATE_TIMER(8),__TIMER_IDLE_EXIT(%r2)
|
2012-03-11 22:59:27 +07:00
|
|
|
# prepare return psw
|
2013-08-23 19:45:58 +07:00
|
|
|
nihh %r8,0xfcfd # clear irq & wait state bits
|
2012-03-11 22:59:27 +07:00
|
|
|
lg %r9,48(%r11) # return from psw_idle
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14,%r11
|
2014-12-03 23:00:08 +07:00
|
|
|
.Lcleanup_idle_insn:
|
|
|
|
.quad .Lpsw_idle_lpsw
|
2012-03-11 22:59:27 +07:00
|
|
|
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
.Lcleanup_save_fpu_regs:
|
2016-03-10 15:52:55 +07:00
|
|
|
larl %r9,save_fpu_regs
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14,%r11
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
|
|
|
|
.Lcleanup_load_fpu_regs:
|
2016-03-10 15:52:55 +07:00
|
|
|
larl %r9,load_fpu_regs
|
2018-04-20 21:49:46 +07:00
|
|
|
BR_EX %r14,%r11
|
s390/kernel: lazy restore fpu registers
Improve the save and restore behavior of FPU register contents to use the
vector extension within the kernel.
The kernel does not use floating-point or vector registers and, therefore,
saving and restoring the FPU register contents are performed for handling
signals or switching processes only. To prepare for using vector
instructions and vector registers within the kernel, enhance the save
behavior and implement a lazy restore at return to user space from a
system call or interrupt.
To implement the lazy restore, the save_fpu_regs() sets a CPU information
flag, CIF_FPU, to indicate that the FPU registers must be restored.
Saving and setting CIF_FPU is performed in an atomic fashion to be
interrupt-safe. When the kernel wants to use the vector extension or
wants to change the FPU register state for a task during signal handling,
the save_fpu_regs() must be called first. The CIF_FPU flag is also set at
process switch. At return to user space, the FPU state is restored. In
particular, the FPU state includes the floating-point or vector register
contents, as well as, vector-enablement and floating-point control. The
FPU state restore and clearing CIF_FPU is also performed in an atomic
fashion.
For KVM, the restore of the FPU register state is performed when restoring
the general-purpose guest registers before the SIE instructions is started.
Because the path towards the SIE instruction is interruptible, the CIF_FPU
flag must be checked again right before going into SIE. If set, the guest
registers must be reloaded again by re-entering the outer SIE loop. This
is the same behavior as if the SIE critical section is interrupted.
Signed-off-by: Hendrik Brueckner <brueckner@linux.vnet.ibm.com>
Signed-off-by: Martin Schwidefsky <schwidefsky@de.ibm.com>
2015-06-10 17:53:42 +07:00
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
/*
|
|
|
|
* Integer constants
|
|
|
|
*/
|
2011-12-27 17:27:15 +07:00
|
|
|
.align 8
|
2005-04-17 05:20:36 +07:00
|
|
|
.Lcritical_start:
|
2014-12-03 23:00:08 +07:00
|
|
|
.quad .L__critical_start
|
2011-12-27 17:27:15 +07:00
|
|
|
.Lcritical_length:
|
2014-12-03 23:00:08 +07:00
|
|
|
.quad .L__critical_end - .L__critical_start
|
2013-11-01 16:08:20 +07:00
|
|
|
#if IS_ENABLED(CONFIG_KVM)
|
2015-06-22 22:26:40 +07:00
|
|
|
.Lsie_critical_start:
|
2014-12-03 23:00:08 +07:00
|
|
|
.quad .Lsie_gmap
|
2013-05-17 19:41:37 +07:00
|
|
|
.Lsie_critical_length:
|
2014-12-03 23:00:08 +07:00
|
|
|
.quad .Lsie_done - .Lsie_gmap
|
2017-06-07 16:30:42 +07:00
|
|
|
.Lsie_crit_mcck_start:
|
|
|
|
.quad .Lsie_entry
|
|
|
|
.Lsie_crit_mcck_length:
|
|
|
|
.quad .Lsie_skip - .Lsie_entry
|
2011-07-24 15:48:18 +07:00
|
|
|
#endif
|
2015-02-13 20:44:29 +07:00
|
|
|
.section .rodata, "a"
|
|
|
|
#define SYSCALL(esame,emu) .long esame
|
2009-06-12 15:26:47 +07:00
|
|
|
.globl sys_call_table
|
2005-04-17 05:20:36 +07:00
|
|
|
sys_call_table:
|
2017-12-11 20:47:27 +07:00
|
|
|
#include "asm/syscall_table.h"
|
2005-04-17 05:20:36 +07:00
|
|
|
#undef SYSCALL
|
|
|
|
|
2006-01-06 15:19:28 +07:00
|
|
|
#ifdef CONFIG_COMPAT
|
2005-04-17 05:20:36 +07:00
|
|
|
|
2015-02-13 20:44:29 +07:00
|
|
|
#define SYSCALL(esame,emu) .long emu
|
2013-04-24 17:58:39 +07:00
|
|
|
.globl sys_call_table_emu
|
2005-04-17 05:20:36 +07:00
|
|
|
sys_call_table_emu:
|
2017-12-11 20:47:27 +07:00
|
|
|
#include "asm/syscall_table.h"
|
2005-04-17 05:20:36 +07:00
|
|
|
#undef SYSCALL
|
|
|
|
#endif
|