2005-11-19 16:17:32 +07:00
|
|
|
#ifndef _ASM_POWERPC_PGTABLE_H
|
|
|
|
|
#define _ASM_POWERPC_PGTABLE_H
|
|
|
|
|
|
2007-06-13 11:52:56 +07:00
|
|
|
#ifndef __ASSEMBLY__
|
2013-11-18 16:28:13 +07:00
|
|
|
#include <linux/mmdebug.h>
|
2014-08-09 06:40:42 +07:00
|
|
|
#include <linux/mmzone.h>
|
2007-06-13 11:52:56 +07:00
|
|
|
#include <asm/processor.h> /* For TASK_SIZE */
|
|
|
|
|
#include <asm/mmu.h>
|
|
|
|
|
#include <asm/page.h>
|
powerpc/mm: Rework I$/D$ coherency (v3)
This patch reworks the way we do I and D cache coherency on PowerPC.
The "old" way was split in 3 different parts depending on the processor type:
- Hash with per-page exec support (64-bit and >= POWER4 only) does it
at hashing time, by preventing exec on unclean pages and cleaning pages
on exec faults.
- Everything without per-page exec support (32-bit hash, 8xx, and
64-bit < POWER4) does it for all page going to user space in update_mmu_cache().
- Embedded with per-page exec support does it from do_page_fault() on
exec faults, in a way similar to what the hash code does.
That leads to confusion, and bugs. For example, the method using update_mmu_cache()
is racy on SMP where another processor can see the new PTE and hash it in before
we have cleaned the cache, and then blow trying to execute. This is hard to hit but
I think it has bitten us in the past.
Also, it's inefficient for embedded where we always end up having to do at least
one more page fault.
This reworks the whole thing by moving the cache sync into two main call sites,
though we keep different behaviours depending on the HW capability. The call
sites are set_pte_at() which is now made out of line, and ptep_set_access_flags()
which joins the former in pgtable.c
The base idea for Embedded with per-page exec support, is that we now do the
flush at set_pte_at() time when coming from an exec fault, which allows us
to avoid the double fault problem completely (we can even improve the situation
more by implementing TLB preload in update_mmu_cache() but that's for later).
If for some reason we didn't do it there and we try to execute, we'll hit
the page fault, which will do a minor fault, which will hit ptep_set_access_flags()
to do things like update _PAGE_ACCESSED or _PAGE_DIRTY if needed, we just make
this guys also perform the I/D cache sync for exec faults now. This second path
is the catch all for things that weren't cleaned at set_pte_at() time.
For cpus without per-pag exec support, we always do the sync at set_pte_at(),
thus guaranteeing that when the PTE is visible to other processors, the cache
is clean.
For the 64-bit hash with per-page exec support case, we keep the old mechanism
for now. I'll look into changing it later, once I've reworked a bit how we
use _PAGE_EXEC.
This is also a first step for adding _PAGE_EXEC support for embedded platforms
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2009-02-10 23:02:37 +07:00
|
|
|
|
2007-06-13 11:52:56 +07:00
|
|
|
struct mm_struct;
|
powerpc/mm: Rework I$/D$ coherency (v3)
This patch reworks the way we do I and D cache coherency on PowerPC.
The "old" way was split in 3 different parts depending on the processor type:
- Hash with per-page exec support (64-bit and >= POWER4 only) does it
at hashing time, by preventing exec on unclean pages and cleaning pages
on exec faults.
- Everything without per-page exec support (32-bit hash, 8xx, and
64-bit < POWER4) does it for all page going to user space in update_mmu_cache().
- Embedded with per-page exec support does it from do_page_fault() on
exec faults, in a way similar to what the hash code does.
That leads to confusion, and bugs. For example, the method using update_mmu_cache()
is racy on SMP where another processor can see the new PTE and hash it in before
we have cleaned the cache, and then blow trying to execute. This is hard to hit but
I think it has bitten us in the past.
Also, it's inefficient for embedded where we always end up having to do at least
one more page fault.
This reworks the whole thing by moving the cache sync into two main call sites,
though we keep different behaviours depending on the HW capability. The call
sites are set_pte_at() which is now made out of line, and ptep_set_access_flags()
which joins the former in pgtable.c
The base idea for Embedded with per-page exec support, is that we now do the
flush at set_pte_at() time when coming from an exec fault, which allows us
to avoid the double fault problem completely (we can even improve the situation
more by implementing TLB preload in update_mmu_cache() but that's for later).
If for some reason we didn't do it there and we try to execute, we'll hit
the page fault, which will do a minor fault, which will hit ptep_set_access_flags()
to do things like update _PAGE_ACCESSED or _PAGE_DIRTY if needed, we just make
this guys also perform the I/D cache sync for exec faults now. This second path
is the catch all for things that weren't cleaned at set_pte_at() time.
For cpus without per-pag exec support, we always do the sync at set_pte_at(),
thus guaranteeing that when the PTE is visible to other processors, the cache
is clean.
For the 64-bit hash with per-page exec support case, we keep the old mechanism
for now. I'll look into changing it later, once I've reworked a bit how we
use _PAGE_EXEC.
This is also a first step for adding _PAGE_EXEC support for embedded platforms
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2009-02-10 23:02:37 +07:00
|
|
|
|
2007-06-13 11:52:56 +07:00
|
|
|
#endif /* !__ASSEMBLY__ */
|
|
|
|
|
|
2015-12-01 10:36:28 +07:00
|
|
|
#ifdef CONFIG_PPC_BOOK3S
|
|
|
|
|
#include <asm/book3s/pgtable.h>
|
|
|
|
|
#else
|
2015-12-01 10:36:38 +07:00
|
|
|
#include <asm/nohash/pgtable.h>
|
2015-12-01 10:36:28 +07:00
|
|
|
#endif /* !CONFIG_PPC_BOOK3S */
|
2005-04-17 05:20:36 +07:00
|
|
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|
2008-12-19 02:13:51 +07:00
|
|
|
|
2012-09-10 09:52:57 +07:00
|
|
|
#include <asm/tlbflush.h>
|
|
|
|
|
|
2009-03-20 02:34:09 +07:00
|
|
|
/* Keep these as a macros to avoid include dependency mess */
|
|
|
|
|
#define pte_page(x) pfn_to_page(pte_pfn(x))
|
|
|
|
|
#define mk_pte(page, pgprot) pfn_pte(page_to_pfn(page), (pgprot))
|
|
|
|
|
|
2007-06-13 11:52:56 +07:00
|
|
|
/*
|
|
|
|
|
* ZERO_PAGE is a global shared page that is always zero: used
|
|
|
|
|
* for zero-mapped memory areas etc..
|
|
|
|
|
*/
|
|
|
|
|
extern unsigned long empty_zero_page[];
|
|
|
|
|
#define ZERO_PAGE(vaddr) (virt_to_page(empty_zero_page))
|
|
|
|
|
|
|
|
|
|
extern pgd_t swapper_pg_dir[];
|
|
|
|
|
|
2014-08-09 06:40:42 +07:00
|
|
|
void limit_zone_pfn(enum zone_type zone, unsigned long max_pfn);
|
|
|
|
|
int dma_pfn_limit_to_zone(u64 pfn_limit);
|
2007-06-13 11:52:56 +07:00
|
|
|
extern void paging_init(void);
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* kern_addr_valid is intended to indicate whether an address is a valid
|
|
|
|
|
* kernel address. Most 32-bit archs define it as always true (like this)
|
|
|
|
|
* but most 64-bit archs actually perform a test. What should we do here?
|
|
|
|
|
*/
|
|
|
|
|
#define kern_addr_valid(addr) (1)
|
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#include <asm-generic/pgtable.h>
|
2008-07-25 13:21:11 +07:00
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* This gets called at the end of handling a page fault, when
|
|
|
|
|
* the kernel has put a new PTE into the page table for the process.
|
|
|
|
|
* We use it to ensure coherency between the i-cache and d-cache
|
|
|
|
|
* for the page which has just been mapped in.
|
|
|
|
|
* On machines which use an MMU hash table, we use this to put a
|
|
|
|
|
* corresponding HPTE into the hash table ahead of time, instead of
|
|
|
|
|
* waiting for the inevitable extra hash-table miss exception.
|
|
|
|
|
*/
|
MM: Pass a PTE pointer to update_mmu_cache() rather than the PTE itself
On VIVT ARM, when we have multiple shared mappings of the same file
in the same MM, we need to ensure that we have coherency across all
copies. We do this via make_coherent() by making the pages
uncacheable.
This used to work fine, until we allowed highmem with highpte - we
now have a page table which is mapped as required, and is not available
for modification via update_mmu_cache().
Ralf Beache suggested getting rid of the PTE value passed to
update_mmu_cache():
On MIPS update_mmu_cache() calls __update_tlb() which walks pagetables
to construct a pointer to the pte again. Passing a pte_t * is much
more elegant. Maybe we might even replace the pte argument with the
pte_t?
Ben Herrenschmidt would also like the pte pointer for PowerPC:
Passing the ptep in there is exactly what I want. I want that
-instead- of the PTE value, because I have issue on some ppc cases,
for I$/D$ coherency, where set_pte_at() may decide to mask out the
_PAGE_EXEC.
So, pass in the mapped page table pointer into update_mmu_cache(), and
remove the PTE value, updating all implementations and call sites to
suit.
Includes a fix from Stephen Rothwell:
sparc: fix fallout from update_mmu_cache API change
Signed-off-by: Stephen Rothwell <sfr@canb.auug.org.au>
Acked-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2009-12-18 23:40:18 +07:00
|
|
|
extern void update_mmu_cache(struct vm_area_struct *, unsigned long, pte_t *);
|
2008-07-25 13:21:11 +07:00
|
|
|
|
2013-04-28 16:37:30 +07:00
|
|
|
extern int gup_hugepte(pte_t *ptep, unsigned long sz, unsigned long addr,
|
2014-11-05 23:27:41 +07:00
|
|
|
unsigned long end, int write,
|
|
|
|
|
struct page **pages, int *nr);
|
2013-06-20 16:00:15 +07:00
|
|
|
#ifndef CONFIG_TRANSPARENT_HUGEPAGE
|
|
|
|
|
#define pmd_large(pmd) 0
|
|
|
|
|
#endif
|
2015-03-30 12:11:03 +07:00
|
|
|
pte_t *__find_linux_pte_or_hugepte(pgd_t *pgdir, unsigned long ea,
|
2015-10-09 10:02:21 +07:00
|
|
|
bool *is_thp, unsigned *shift);
|
2015-03-30 12:11:03 +07:00
|
|
|
static inline pte_t *find_linux_pte_or_hugepte(pgd_t *pgdir, unsigned long ea,
|
2015-10-09 10:02:21 +07:00
|
|
|
bool *is_thp, unsigned *shift)
|
2015-03-30 12:11:03 +07:00
|
|
|
{
|
2016-07-27 05:22:39 +07:00
|
|
|
VM_WARN(!arch_irqs_disabled(),
|
|
|
|
|
"%s called with irq enabled\n", __func__);
|
2015-10-09 10:02:21 +07:00
|
|
|
return __find_linux_pte_or_hugepte(pgdir, ea, is_thp, shift);
|
2015-03-30 12:11:03 +07:00
|
|
|
}
|
2016-02-15 08:55:03 +07:00
|
|
|
|
|
|
|
|
unsigned long vmalloc_to_phys(void *vmalloc_addr);
|
|
|
|
|
|
2016-12-07 14:47:24 +07:00
|
|
|
void pgtable_cache_add(unsigned shift, void (*ctor)(void *));
|
|
|
|
|
void pgtable_cache_init(void);
|
2017-07-14 13:51:23 +07:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_STRICT_KERNEL_RWX
|
|
|
|
|
void mark_initmem_nx(void);
|
|
|
|
|
#else
|
|
|
|
|
static inline void mark_initmem_nx(void) { }
|
|
|
|
|
#endif
|
|
|
|
|
|
2005-04-17 05:20:36 +07:00
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
|
|
2005-11-19 16:17:32 +07:00
|
|
|
#endif /* _ASM_POWERPC_PGTABLE_H */
|