mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-13 02:56:44 +07:00
1a5c226528
The main asm/blackfin.h header will pull in mach/blackfin.h to get all the fun Blackfin defines. So having any of the sub-mach headers trying to include asm/blackfin.h makes no sense -- punt it. The mach/blackfin.h header takes care of including the part-specific def headers which in turn will include any other needed def file. Similarly, it takes care of pulling in the part-specific cdef header. So move this logic out of the blackfin.h when necessary. Further, make sure the cdef headers do not waste time including the def headers again. Since all parts need the common def/cdef headers, move this logic out of the part-specific headers and into the mach/blackfin.h file. Finally, we need to split the BF539 def header since the BF538 does not have MXVR and we don't want to expose those MMRs. So now all parts should have the same behavior: mach/blackfin.h asm/def_LPBlackfin.h part-specific def.h if ! asm asm/cdef_LPBlackfin.h part-specific cdef.h And the sub def/cdef headers only tail into what they need. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
42 lines
1.4 KiB
C
42 lines
1.4 KiB
C
/*
|
|
* Copyright 2005-2010 Analog Devices Inc.
|
|
*
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
#ifndef _MACH_BLACKFIN_H_
|
|
#define _MACH_BLACKFIN_H_
|
|
|
|
#define BF561_FAMILY
|
|
|
|
#include "bf561.h"
|
|
#include "anomaly.h"
|
|
|
|
#include <asm/def_LPBlackfin.h>
|
|
#include "defBF561.h"
|
|
|
|
#ifndef __ASSEMBLY__
|
|
# include <asm/cdef_LPBlackfin.h>
|
|
# include "cdefBF561.h"
|
|
#endif
|
|
|
|
#define bfin_read_FIO_FLAG_D() bfin_read_FIO0_FLAG_D()
|
|
#define bfin_write_FIO_FLAG_D(val) bfin_write_FIO0_FLAG_D(val)
|
|
#define bfin_read_FIO_DIR() bfin_read_FIO0_DIR()
|
|
#define bfin_write_FIO_DIR(val) bfin_write_FIO0_DIR(val)
|
|
#define bfin_read_FIO_INEN() bfin_read_FIO0_INEN()
|
|
#define bfin_write_FIO_INEN(val) bfin_write_FIO0_INEN(val)
|
|
|
|
/* Weird muxer funcs which pick SIC regs from IMASK base */
|
|
#define __SIC_MUX(base, x) ((base) + ((x) << 2))
|
|
#define bfin_read_SIC_IMASK(x) bfin_read32(__SIC_MUX(SIC_IMASK0, x))
|
|
#define bfin_write_SIC_IMASK(x, val) bfin_write32(__SIC_MUX(SIC_IMASK0, x), val)
|
|
#define bfin_read_SICB_IMASK(x) bfin_read32(__SIC_MUX(SICB_IMASK0, x))
|
|
#define bfin_write_SICB_IMASK(x, val) bfin_write32(__SIC_MUX(SICB_IMASK0, x), val)
|
|
#define bfin_read_SIC_ISR(x) bfin_read32(__SIC_MUX(SIC_ISR0, x))
|
|
#define bfin_write_SIC_ISR(x, val) bfin_write32(__SIC_MUX(SIC_ISR0, x), val)
|
|
#define bfin_read_SICB_ISR(x) bfin_read32(__SIC_MUX(SICB_ISR0, x))
|
|
#define bfin_write_SICB_ISR(x, val) bfin_write32(__SIC_MUX(SICB_ISR0, x), val)
|
|
|
|
#endif /* _MACH_BLACKFIN_H_ */
|