mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-22 12:00:28 +07:00
0bc3544a01
Group start/stop is controlled by the DRES and DEN bits of DSYSR0 for the first group and DSYSR2 for the second group. On most DU instances, this maps to the first CRTC of the group. On M3-N, however, DU2 doesn't exist, but DSYSR2 does. There is no CRTC object there that maps to the correct DSYSR register. Commit |
||
---|---|---|
.. | ||
Kconfig | ||
Makefile | ||
rcar_du_crtc.c | ||
rcar_du_crtc.h | ||
rcar_du_drv.c | ||
rcar_du_drv.h | ||
rcar_du_encoder.c | ||
rcar_du_encoder.h | ||
rcar_du_group.c | ||
rcar_du_group.h | ||
rcar_du_kms.c | ||
rcar_du_kms.h | ||
rcar_du_of_lvds_r8a7790.dts | ||
rcar_du_of_lvds_r8a7791.dts | ||
rcar_du_of_lvds_r8a7793.dts | ||
rcar_du_of_lvds_r8a7795.dts | ||
rcar_du_of_lvds_r8a7796.dts | ||
rcar_du_of.c | ||
rcar_du_of.h | ||
rcar_du_plane.c | ||
rcar_du_plane.h | ||
rcar_du_regs.h | ||
rcar_du_vsp.c | ||
rcar_du_vsp.h | ||
rcar_dw_hdmi.c | ||
rcar_lvds_regs.h | ||
rcar_lvds.c |