mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-15 20:47:43 +07:00
1e924e2f1e
When CoreB wakes up, it needs to read variables that CoreA might have modified, and might be in CoreB's cache. So kill CoreB's cache before going to sleep so that when we wake up, we are in a coherent state. Signed-off-by: Graf Yang <graf.yang@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
41 lines
881 B
C
41 lines
881 B
C
/*
|
|
* Copyright 2007-2009 Analog Devices Inc.
|
|
* Graff Yang <graf.yang@analog.com>
|
|
*
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
#include <linux/smp.h>
|
|
#include <asm/blackfin.h>
|
|
#include <asm/cacheflush.h>
|
|
#include <mach/pll.h>
|
|
|
|
int hotplug_coreb;
|
|
|
|
void platform_cpu_die(void)
|
|
{
|
|
unsigned long iwr;
|
|
|
|
hotplug_coreb = 1;
|
|
|
|
/*
|
|
* When CoreB wakes up, the code in _coreb_trampoline_start cannot
|
|
* turn off the data cache. This causes the CoreB failed to boot.
|
|
* As a workaround, we invalidate all the data cache before sleep.
|
|
*/
|
|
blackfin_invalidate_entire_dcache();
|
|
|
|
/* disable core timer */
|
|
bfin_write_TCNTL(0);
|
|
|
|
/* clear ipi interrupt IRQ_SUPPLE_0 of CoreB */
|
|
bfin_write_SICB_SYSCR(bfin_read_SICB_SYSCR() | (1 << (10 + 1)));
|
|
SSYNC();
|
|
|
|
/* set CoreB wakeup by ipi0, iwr will be discarded */
|
|
bfin_iwr_set_sup0(&iwr, &iwr, &iwr);
|
|
SSYNC();
|
|
|
|
coreb_die();
|
|
}
|