mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-17 00:57:33 +07:00
fb615d61b5
MIPS will soon not be a part of Imagination Technologies, and as such many @imgtec.com email addresses will no longer be valid. This patch updates the addresses for those who: - Have 10 or more patches in mainline authored using an @imgtec.com email address, or any patches dated within the past year. - Are still with Imagination but leaving as part of the MIPS business unit, as determined from an internal email address list. - Haven't already updated their email address (ie. JamesH) or expressed a desire to be excluded (ie. Maciej). - Acked v2 or earlier of this patch, which leaves Deng-Cheng, Matt & myself. New addresses are of the form firstname.lastname@mips.com, and all verified against an internal email address list. An entry is added to .mailmap for each person such that get_maintainer.pl will report the new addresses rather than @imgtec.com addresses which will soon be dead. Instances of the affected addresses throughout the tree are then mechanically replaced with the new @mips.com address. Signed-off-by: Paul Burton <paul.burton@mips.com> Cc: Deng-Cheng Zhu <dengcheng.zhu@imgtec.com> Cc: Deng-Cheng Zhu <dengcheng.zhu@mips.com> Acked-by: Dengcheng Zhu <dengcheng.zhu@mips.com> Cc: Matt Redfearn <matt.redfearn@imgtec.com> Cc: Matt Redfearn <matt.redfearn@mips.com> Acked-by: Matt Redfearn <matt.redfearn@mips.com> Cc: Andrew Morton <akpm@linux-foundation.org> Cc: linux-kernel@vger.kernel.org Cc: linux-mips@linux-mips.org Cc: trivial@kernel.org Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
66 lines
1.5 KiB
C
66 lines
1.5 KiB
C
/*
|
|
* Copyright (C) 2016 Imagination Technologies
|
|
* Author: Paul Burton <paul.burton@mips.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/clocksource.h>
|
|
#include <linux/init.h>
|
|
#include <linux/types.h>
|
|
|
|
#include <asm/irq.h>
|
|
#include <asm/mips-cps.h>
|
|
#include <asm/time.h>
|
|
|
|
int get_c0_fdc_int(void)
|
|
{
|
|
int mips_cpu_fdc_irq;
|
|
|
|
if (cpu_has_veic)
|
|
panic("Unimplemented!");
|
|
else if (mips_gic_present())
|
|
mips_cpu_fdc_irq = gic_get_c0_fdc_int();
|
|
else if (cp0_fdc_irq >= 0)
|
|
mips_cpu_fdc_irq = MIPS_CPU_IRQ_BASE + cp0_fdc_irq;
|
|
else
|
|
mips_cpu_fdc_irq = -1;
|
|
|
|
return mips_cpu_fdc_irq;
|
|
}
|
|
|
|
int get_c0_perfcount_int(void)
|
|
{
|
|
int mips_cpu_perf_irq;
|
|
|
|
if (cpu_has_veic)
|
|
panic("Unimplemented!");
|
|
else if (mips_gic_present())
|
|
mips_cpu_perf_irq = gic_get_c0_perfcount_int();
|
|
else if (cp0_perfcount_irq >= 0)
|
|
mips_cpu_perf_irq = MIPS_CPU_IRQ_BASE + cp0_perfcount_irq;
|
|
else
|
|
mips_cpu_perf_irq = -1;
|
|
|
|
return mips_cpu_perf_irq;
|
|
}
|
|
|
|
unsigned int get_c0_compare_int(void)
|
|
{
|
|
int mips_cpu_timer_irq;
|
|
|
|
if (cpu_has_veic)
|
|
panic("Unimplemented!");
|
|
else if (mips_gic_present())
|
|
mips_cpu_timer_irq = gic_get_c0_compare_int();
|
|
else
|
|
mips_cpu_timer_irq = MIPS_CPU_IRQ_BASE + cp0_compare_irq;
|
|
|
|
return mips_cpu_timer_irq;
|
|
}
|