mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 09:35:25 +07:00
fa89c77e89
When saving the state of the list registers, it is critical to reset them zero, as we could otherwise leave unexpected EOI interrupts pending for virtual level interrupts. Cc: stable@vger.kernel.org # v4.6+ Signed-off-by: Christoffer Dall <christoffer.dall@linaro.org> Signed-off-by: Marc Zyngier <marc.zyngier@arm.com> |
||
---|---|---|
.. | ||
debug-sr.c | ||
entry.S | ||
fpsimd.S | ||
hyp-entry.S | ||
Makefile | ||
s2-setup.c | ||
switch.c | ||
sysreg-sr.c | ||
tlb.c | ||
vgic-v3-sr.c |