mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 02:15:34 +07:00
bb7b435388
This way we can see exactly what they are derived from, and in particular how they would change if we were to use a different PAGE_OFFSET value. Signed-off-by: David S. Miller <davem@davemloft.net> Acked-by: Bob Picco <bob.picco@oracle.com>
162 lines
4.7 KiB
C
162 lines
4.7 KiB
C
#ifndef _SPARC64_PAGE_H
|
|
#define _SPARC64_PAGE_H
|
|
|
|
#include <linux/const.h>
|
|
|
|
#define PAGE_SHIFT 13
|
|
|
|
#define PAGE_SIZE (_AC(1,UL) << PAGE_SHIFT)
|
|
#define PAGE_MASK (~(PAGE_SIZE-1))
|
|
|
|
/* Flushing for D-cache alias handling is only needed if
|
|
* the page size is smaller than 16K.
|
|
*/
|
|
#if PAGE_SHIFT < 14
|
|
#define DCACHE_ALIASING_POSSIBLE
|
|
#endif
|
|
|
|
#define HPAGE_SHIFT 22
|
|
|
|
#if defined(CONFIG_HUGETLB_PAGE) || defined(CONFIG_TRANSPARENT_HUGEPAGE)
|
|
#define HPAGE_SIZE (_AC(1,UL) << HPAGE_SHIFT)
|
|
#define HPAGE_MASK (~(HPAGE_SIZE - 1UL))
|
|
#define HUGETLB_PAGE_ORDER (HPAGE_SHIFT - PAGE_SHIFT)
|
|
#define HAVE_ARCH_HUGETLB_UNMAPPED_AREA
|
|
#endif
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#if defined(CONFIG_HUGETLB_PAGE) || defined(CONFIG_TRANSPARENT_HUGEPAGE)
|
|
struct pt_regs;
|
|
extern void hugetlb_setup(struct pt_regs *regs);
|
|
#endif
|
|
|
|
#define WANT_PAGE_VIRTUAL
|
|
|
|
extern void _clear_page(void *page);
|
|
#define clear_page(X) _clear_page((void *)(X))
|
|
struct page;
|
|
extern void clear_user_page(void *addr, unsigned long vaddr, struct page *page);
|
|
#define copy_page(X,Y) memcpy((void *)(X), (void *)(Y), PAGE_SIZE)
|
|
extern void copy_user_page(void *to, void *from, unsigned long vaddr, struct page *topage);
|
|
|
|
/* Unlike sparc32, sparc64's parameter passing API is more
|
|
* sane in that structures which as small enough are passed
|
|
* in registers instead of on the stack. Thus, setting
|
|
* STRICT_MM_TYPECHECKS does not generate worse code so
|
|
* let's enable it to get the type checking.
|
|
*/
|
|
|
|
#define STRICT_MM_TYPECHECKS
|
|
|
|
#ifdef STRICT_MM_TYPECHECKS
|
|
/* These are used to make use of C type-checking.. */
|
|
typedef struct { unsigned long pte; } pte_t;
|
|
typedef struct { unsigned long iopte; } iopte_t;
|
|
typedef struct { unsigned int pmd; } pmd_t;
|
|
typedef struct { unsigned int pgd; } pgd_t;
|
|
typedef struct { unsigned long pgprot; } pgprot_t;
|
|
|
|
#define pte_val(x) ((x).pte)
|
|
#define iopte_val(x) ((x).iopte)
|
|
#define pmd_val(x) ((x).pmd)
|
|
#define pgd_val(x) ((x).pgd)
|
|
#define pgprot_val(x) ((x).pgprot)
|
|
|
|
#define __pte(x) ((pte_t) { (x) } )
|
|
#define __iopte(x) ((iopte_t) { (x) } )
|
|
#define __pmd(x) ((pmd_t) { (x) } )
|
|
#define __pgd(x) ((pgd_t) { (x) } )
|
|
#define __pgprot(x) ((pgprot_t) { (x) } )
|
|
|
|
#else
|
|
/* .. while these make it easier on the compiler */
|
|
typedef unsigned long pte_t;
|
|
typedef unsigned long iopte_t;
|
|
typedef unsigned int pmd_t;
|
|
typedef unsigned int pgd_t;
|
|
typedef unsigned long pgprot_t;
|
|
|
|
#define pte_val(x) (x)
|
|
#define iopte_val(x) (x)
|
|
#define pmd_val(x) (x)
|
|
#define pgd_val(x) (x)
|
|
#define pgprot_val(x) (x)
|
|
|
|
#define __pte(x) (x)
|
|
#define __iopte(x) (x)
|
|
#define __pmd(x) (x)
|
|
#define __pgd(x) (x)
|
|
#define __pgprot(x) (x)
|
|
|
|
#endif /* (STRICT_MM_TYPECHECKS) */
|
|
|
|
typedef pte_t *pgtable_t;
|
|
|
|
/* These two values define the virtual address space range in which we
|
|
* must forbid 64-bit user processes from making mappings. It
|
|
* represents the virtual address space hole present in most early
|
|
* sparc64 chips including UltraSPARC-I. The next two defines specify
|
|
* the actual exclusion region we enforce, wherein we use a 4GB red
|
|
* zone on each side of the VA hole.
|
|
*/
|
|
#define SPARC64_VA_HOLE_TOP _AC(0xfffff80000000000,UL)
|
|
#define SPARC64_VA_HOLE_BOTTOM _AC(0x0000080000000000,UL)
|
|
|
|
#define VA_EXCLUDE_START (SPARC64_VA_HOLE_BOTTOM - (1UL << 32UL))
|
|
#define VA_EXCLUDE_END (SPARC64_VA_HOLE_TOP + (1UL << 32UL))
|
|
|
|
#define TASK_UNMAPPED_BASE (test_thread_flag(TIF_32BIT) ? \
|
|
_AC(0x0000000070000000,UL) : \
|
|
VA_EXCLUDE_END)
|
|
|
|
#include <asm-generic/memory_model.h>
|
|
|
|
#endif /* !(__ASSEMBLY__) */
|
|
|
|
/* We used to stick this into a hard-coded global register (%g4)
|
|
* but that does not make sense anymore.
|
|
*/
|
|
#define MAX_SUPPORTED_PA_BITS 43
|
|
#define PAGE_OFFSET_BY_BITS(X) (-(_AC(1,UL) << (X)))
|
|
#define PAGE_OFFSET PAGE_OFFSET_BY_BITS(MAX_SUPPORTED_PA_BITS)
|
|
|
|
/* The "virtual" portion of PAGE_OFFSET, used to clip off the non-physical
|
|
* bits of a linear kernel address.
|
|
*/
|
|
#define PAGE_OFFSET_VA_BITS (64 - MAX_SUPPORTED_PA_BITS)
|
|
|
|
/* The actual number of physical memory address bits we support, this is
|
|
* used to size various tables used to manage kernel TLB misses.
|
|
*/
|
|
#define MAX_PHYS_ADDRESS_BITS 41
|
|
|
|
/* These two shift counts are used when indexing sparc64_valid_addr_bitmap
|
|
* and kpte_linear_bitmap.
|
|
*/
|
|
#define ILOG2_4MB 22
|
|
#define ILOG2_256MB 28
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
#define __pa(x) ((unsigned long)(x) - PAGE_OFFSET)
|
|
#define __va(x) ((void *)((unsigned long) (x) + PAGE_OFFSET))
|
|
|
|
#define pfn_to_kaddr(pfn) __va((pfn) << PAGE_SHIFT)
|
|
|
|
#define virt_to_page(kaddr) pfn_to_page(__pa(kaddr)>>PAGE_SHIFT)
|
|
|
|
#define virt_addr_valid(kaddr) pfn_valid(__pa(kaddr) >> PAGE_SHIFT)
|
|
|
|
#define virt_to_phys __pa
|
|
#define phys_to_virt __va
|
|
|
|
#endif /* !(__ASSEMBLY__) */
|
|
|
|
#define VM_DATA_DEFAULT_FLAGS (VM_READ | VM_WRITE | VM_EXEC | \
|
|
VM_MAYREAD | VM_MAYWRITE | VM_MAYEXEC)
|
|
|
|
#include <asm-generic/getorder.h>
|
|
|
|
#endif /* _SPARC64_PAGE_H */
|