mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
c25b84c008
The Allwinner SoCs have a MIPI-DSI and MIPI-D-PHY controllers supported in Linux, with a matching Device Tree binding. Now that we have the DT validation in place, let's convert the device tree bindings for that controller over to a YAML schemas. Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com> Reviewed-by: Chen-Yu Tsai <wens@csie.org> Link: https://patchwork.freedesktop.org/patch/msgid/20190527120910.18964-1-maxime.ripard@bootlin.com
101 lines
2.0 KiB
YAML
101 lines
2.0 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/display/allwinner,sun6i-a31-mipi-dsi.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Allwinner A31 MIPI-DSI Controller Device Tree Bindings
|
|
|
|
maintainers:
|
|
- Chen-Yu Tsai <wens@csie.org>
|
|
- Maxime Ripard <maxime.ripard@bootlin.com>
|
|
|
|
properties:
|
|
"#address-cells": true
|
|
"#size-cells": true
|
|
|
|
compatible:
|
|
const: allwinner,sun6i-a31-mipi-dsi
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
items:
|
|
- description: Bus Clock
|
|
- description: Module Clock
|
|
|
|
clock-names:
|
|
items:
|
|
- const: bus
|
|
- const: mod
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
phys:
|
|
maxItems: 1
|
|
|
|
phy-names:
|
|
const: dphy
|
|
|
|
port:
|
|
type: object
|
|
description:
|
|
A port node with endpoint definitions as defined in
|
|
Documentation/devicetree/bindings/media/video-interfaces.txt. That
|
|
port should be the input endpoint, usually coming from the
|
|
associated TCON.
|
|
|
|
patternProperties:
|
|
"^panel@[0-9]+$": true
|
|
|
|
required:
|
|
- "#address-cells"
|
|
- "#size-cells"
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
- clock-names
|
|
- phys
|
|
- phy-names
|
|
- resets
|
|
- port
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
dsi0: dsi@1ca0000 {
|
|
compatible = "allwinner,sun6i-a31-mipi-dsi";
|
|
reg = <0x01ca0000 0x1000>;
|
|
interrupts = <0 89 4>;
|
|
clocks = <&ccu 23>, <&ccu 96>;
|
|
clock-names = "bus", "mod";
|
|
resets = <&ccu 4>;
|
|
phys = <&dphy0>;
|
|
phy-names = "dphy";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
panel@0 {
|
|
compatible = "bananapi,lhr050h41", "ilitek,ili9881c";
|
|
reg = <0>;
|
|
power-gpios = <&pio 1 7 0>; /* PB07 */
|
|
reset-gpios = <&r_pio 0 5 1>; /* PL05 */
|
|
backlight = <&pwm_bl>;
|
|
};
|
|
|
|
port {
|
|
dsi0_in_tcon0: endpoint {
|
|
remote-endpoint = <&tcon0_out_dsi0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
...
|