mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-18 21:56:46 +07:00
f5c59d165a
phy-phandle is now a preferred method to reference a PHY device. Especially in regards to cpsw it enables PHY specific settings like max-speed etc. being specified in DTS. Signed-off-by: Yegor Yefremov <yegorslists@googlemail.com> Signed-off-by: Tony Lindgren <tony@atomide.com>
78 lines
1.7 KiB
Plaintext
78 lines
1.7 KiB
Plaintext
/*
|
|
* Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
/*
|
|
* VScom OnRISC
|
|
* http://www.vscom.de
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "am335x-baltos.dtsi"
|
|
|
|
/ {
|
|
model = "OnRISC Baltos iR 2110";
|
|
};
|
|
|
|
&am33xx_pinmux {
|
|
uart1_pins: pinmux_uart1_pins {
|
|
pinctrl-single,pins = <
|
|
AM33XX_IOPAD(0x980, PIN_INPUT | MUX_MODE0) /* uart1_rxd */
|
|
AM33XX_IOPAD(0x984, PIN_INPUT | MUX_MODE0) /* uart1_txd */
|
|
AM33XX_IOPAD(0x978, PIN_INPUT_PULLDOWN | MUX_MODE0) /* uart1_ctsn */
|
|
AM33XX_IOPAD(0x97c, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart1_rtsn */
|
|
AM33XX_IOPAD(0x8e0, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* lcd_vsync.gpio2[22] DTR */
|
|
AM33XX_IOPAD(0x8e4, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_hsync.gpio2[23] DSR */
|
|
AM33XX_IOPAD(0x8e8, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_pclk.gpio2[24] DCD */
|
|
AM33XX_IOPAD(0x8ec, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_ac_bias_en.gpio2[25] RI */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&uart1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart1_pins>;
|
|
dtr-gpios = <&gpio2 22 GPIO_ACTIVE_LOW>;
|
|
dsr-gpios = <&gpio2 23 GPIO_ACTIVE_LOW>;
|
|
dcd-gpios = <&gpio2 24 GPIO_ACTIVE_LOW>;
|
|
rng-gpios = <&gpio2 25 GPIO_ACTIVE_LOW>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&usb0_phy {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb0 {
|
|
status = "okay";
|
|
dr_mode = "host";
|
|
};
|
|
|
|
&davinci_mdio {
|
|
phy0: ethernet-phy@0 {
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
&cpsw_emac0 {
|
|
phy-mode = "rmii";
|
|
dual_emac_res_vlan = <1>;
|
|
phy-handle = <&phy0>;
|
|
};
|
|
|
|
&cpsw_emac1 {
|
|
phy-mode = "rgmii-txid";
|
|
dual_emac_res_vlan = <2>;
|
|
phy-handle = <&phy1>;
|
|
};
|
|
|
|
&phy_sel {
|
|
rmii-clock-ext = <1>;
|
|
};
|