mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 21:47:04 +07:00
9c92ab6191
Based on 1 normalized pattern(s): this software is licensed under the terms of the gnu general public license version 2 as published by the free software foundation and may be copied distributed and modified under those terms this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 285 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141900.642774971@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
166 lines
3.5 KiB
C
166 lines
3.5 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Tegra 124 cpufreq driver
|
|
*/
|
|
|
|
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/err.h>
|
|
#include <linux/init.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/of.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/pm_opp.h>
|
|
#include <linux/types.h>
|
|
|
|
struct tegra124_cpufreq_priv {
|
|
struct clk *cpu_clk;
|
|
struct clk *pllp_clk;
|
|
struct clk *pllx_clk;
|
|
struct clk *dfll_clk;
|
|
struct platform_device *cpufreq_dt_pdev;
|
|
};
|
|
|
|
static int tegra124_cpu_switch_to_dfll(struct tegra124_cpufreq_priv *priv)
|
|
{
|
|
struct clk *orig_parent;
|
|
int ret;
|
|
|
|
ret = clk_set_rate(priv->dfll_clk, clk_get_rate(priv->cpu_clk));
|
|
if (ret)
|
|
return ret;
|
|
|
|
orig_parent = clk_get_parent(priv->cpu_clk);
|
|
clk_set_parent(priv->cpu_clk, priv->pllp_clk);
|
|
|
|
ret = clk_prepare_enable(priv->dfll_clk);
|
|
if (ret)
|
|
goto out;
|
|
|
|
clk_set_parent(priv->cpu_clk, priv->dfll_clk);
|
|
|
|
return 0;
|
|
|
|
out:
|
|
clk_set_parent(priv->cpu_clk, orig_parent);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int tegra124_cpufreq_probe(struct platform_device *pdev)
|
|
{
|
|
struct tegra124_cpufreq_priv *priv;
|
|
struct device_node *np;
|
|
struct device *cpu_dev;
|
|
struct platform_device_info cpufreq_dt_devinfo = {};
|
|
int ret;
|
|
|
|
priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
|
|
if (!priv)
|
|
return -ENOMEM;
|
|
|
|
cpu_dev = get_cpu_device(0);
|
|
if (!cpu_dev)
|
|
return -ENODEV;
|
|
|
|
np = of_cpu_device_node_get(0);
|
|
if (!np)
|
|
return -ENODEV;
|
|
|
|
priv->cpu_clk = of_clk_get_by_name(np, "cpu_g");
|
|
if (IS_ERR(priv->cpu_clk)) {
|
|
ret = PTR_ERR(priv->cpu_clk);
|
|
goto out_put_np;
|
|
}
|
|
|
|
priv->dfll_clk = of_clk_get_by_name(np, "dfll");
|
|
if (IS_ERR(priv->dfll_clk)) {
|
|
ret = PTR_ERR(priv->dfll_clk);
|
|
goto out_put_cpu_clk;
|
|
}
|
|
|
|
priv->pllx_clk = of_clk_get_by_name(np, "pll_x");
|
|
if (IS_ERR(priv->pllx_clk)) {
|
|
ret = PTR_ERR(priv->pllx_clk);
|
|
goto out_put_dfll_clk;
|
|
}
|
|
|
|
priv->pllp_clk = of_clk_get_by_name(np, "pll_p");
|
|
if (IS_ERR(priv->pllp_clk)) {
|
|
ret = PTR_ERR(priv->pllp_clk);
|
|
goto out_put_pllx_clk;
|
|
}
|
|
|
|
ret = tegra124_cpu_switch_to_dfll(priv);
|
|
if (ret)
|
|
goto out_put_pllp_clk;
|
|
|
|
cpufreq_dt_devinfo.name = "cpufreq-dt";
|
|
cpufreq_dt_devinfo.parent = &pdev->dev;
|
|
|
|
priv->cpufreq_dt_pdev =
|
|
platform_device_register_full(&cpufreq_dt_devinfo);
|
|
if (IS_ERR(priv->cpufreq_dt_pdev)) {
|
|
ret = PTR_ERR(priv->cpufreq_dt_pdev);
|
|
goto out_put_pllp_clk;
|
|
}
|
|
|
|
platform_set_drvdata(pdev, priv);
|
|
|
|
of_node_put(np);
|
|
|
|
return 0;
|
|
|
|
out_put_pllp_clk:
|
|
clk_put(priv->pllp_clk);
|
|
out_put_pllx_clk:
|
|
clk_put(priv->pllx_clk);
|
|
out_put_dfll_clk:
|
|
clk_put(priv->dfll_clk);
|
|
out_put_cpu_clk:
|
|
clk_put(priv->cpu_clk);
|
|
out_put_np:
|
|
of_node_put(np);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static struct platform_driver tegra124_cpufreq_platdrv = {
|
|
.driver.name = "cpufreq-tegra124",
|
|
.probe = tegra124_cpufreq_probe,
|
|
};
|
|
|
|
static int __init tegra_cpufreq_init(void)
|
|
{
|
|
int ret;
|
|
struct platform_device *pdev;
|
|
|
|
if (!(of_machine_is_compatible("nvidia,tegra124") ||
|
|
of_machine_is_compatible("nvidia,tegra210")))
|
|
return -ENODEV;
|
|
|
|
/*
|
|
* Platform driver+device required for handling EPROBE_DEFER with
|
|
* the regulator and the DFLL clock
|
|
*/
|
|
ret = platform_driver_register(&tegra124_cpufreq_platdrv);
|
|
if (ret)
|
|
return ret;
|
|
|
|
pdev = platform_device_register_simple("cpufreq-tegra124", -1, NULL, 0);
|
|
if (IS_ERR(pdev)) {
|
|
platform_driver_unregister(&tegra124_cpufreq_platdrv);
|
|
return PTR_ERR(pdev);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
module_init(tegra_cpufreq_init);
|
|
|
|
MODULE_AUTHOR("Tuomas Tynkkynen <ttynkkynen@nvidia.com>");
|
|
MODULE_DESCRIPTION("cpufreq driver for NVIDIA Tegra124");
|
|
MODULE_LICENSE("GPL v2");
|