mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-21 19:19:57 +07:00
c553138fbd
Instead of __raw_*, define imx_* to *_relaxed and use those. Using imx_* was requested by Arnd because *_relaxed tends to indicate that the code was carefully reviewed to not require any synchronisation and otherwise be safe, which isn't the case here with the automatic conversion. The conversion itself was done using the following spatch (since that automatically adjusts the coding style unlike a simple search&replace). @@ expression E1, E2; @@ -__raw_writel(E1, E2) +imx_writel(E1, E2) @@ expression E1, E2; @@ -__raw_writew(E1, E2) +imx_writew(E1, E2) @@ expression E1; @@ -__raw_readl(E1) +imx_readl(E1) @@ expression E1; @@ -__raw_readw(E1) +imx_readw(E1) Signed-off-by: Johannes Berg <johannes@sipsolutions.net> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
202 lines
4.4 KiB
C
202 lines
4.4 KiB
C
/*
|
|
* Copyright 2004-2007, 2010-2015 Freescale Semiconductor, Inc.
|
|
* Copyright (C) 2008 Juergen Beisert (kernel@pengutronix.de)
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_MXC_H__
|
|
#define __ASM_ARCH_MXC_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
#ifndef __ASM_ARCH_MXC_HARDWARE_H__
|
|
#error "Do not include directly."
|
|
#endif
|
|
|
|
#define MXC_CPU_MX1 1
|
|
#define MXC_CPU_MX21 21
|
|
#define MXC_CPU_MX25 25
|
|
#define MXC_CPU_MX27 27
|
|
#define MXC_CPU_MX31 31
|
|
#define MXC_CPU_MX35 35
|
|
#define MXC_CPU_MX51 51
|
|
#define MXC_CPU_MX53 53
|
|
#define MXC_CPU_IMX6SL 0x60
|
|
#define MXC_CPU_IMX6DL 0x61
|
|
#define MXC_CPU_IMX6SX 0x62
|
|
#define MXC_CPU_IMX6Q 0x63
|
|
#define MXC_CPU_IMX6UL 0x64
|
|
#define MXC_CPU_IMX7D 0x72
|
|
|
|
#define IMX_DDR_TYPE_LPDDR2 1
|
|
|
|
#ifndef __ASSEMBLY__
|
|
extern unsigned int __mxc_cpu_type;
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_IMX1
|
|
# ifdef mxc_cpu_type
|
|
# undef mxc_cpu_type
|
|
# define mxc_cpu_type __mxc_cpu_type
|
|
# else
|
|
# define mxc_cpu_type MXC_CPU_MX1
|
|
# endif
|
|
# define cpu_is_mx1() (mxc_cpu_type == MXC_CPU_MX1)
|
|
#else
|
|
# define cpu_is_mx1() (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_IMX21
|
|
# ifdef mxc_cpu_type
|
|
# undef mxc_cpu_type
|
|
# define mxc_cpu_type __mxc_cpu_type
|
|
# else
|
|
# define mxc_cpu_type MXC_CPU_MX21
|
|
# endif
|
|
# define cpu_is_mx21() (mxc_cpu_type == MXC_CPU_MX21)
|
|
#else
|
|
# define cpu_is_mx21() (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_IMX25
|
|
# ifdef mxc_cpu_type
|
|
# undef mxc_cpu_type
|
|
# define mxc_cpu_type __mxc_cpu_type
|
|
# else
|
|
# define mxc_cpu_type MXC_CPU_MX25
|
|
# endif
|
|
# define cpu_is_mx25() (mxc_cpu_type == MXC_CPU_MX25)
|
|
#else
|
|
# define cpu_is_mx25() (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_IMX27
|
|
# ifdef mxc_cpu_type
|
|
# undef mxc_cpu_type
|
|
# define mxc_cpu_type __mxc_cpu_type
|
|
# else
|
|
# define mxc_cpu_type MXC_CPU_MX27
|
|
# endif
|
|
# define cpu_is_mx27() (mxc_cpu_type == MXC_CPU_MX27)
|
|
#else
|
|
# define cpu_is_mx27() (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_IMX31
|
|
# ifdef mxc_cpu_type
|
|
# undef mxc_cpu_type
|
|
# define mxc_cpu_type __mxc_cpu_type
|
|
# else
|
|
# define mxc_cpu_type MXC_CPU_MX31
|
|
# endif
|
|
# define cpu_is_mx31() (mxc_cpu_type == MXC_CPU_MX31)
|
|
#else
|
|
# define cpu_is_mx31() (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_IMX35
|
|
# ifdef mxc_cpu_type
|
|
# undef mxc_cpu_type
|
|
# define mxc_cpu_type __mxc_cpu_type
|
|
# else
|
|
# define mxc_cpu_type MXC_CPU_MX35
|
|
# endif
|
|
# define cpu_is_mx35() (mxc_cpu_type == MXC_CPU_MX35)
|
|
#else
|
|
# define cpu_is_mx35() (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_IMX51
|
|
# ifdef mxc_cpu_type
|
|
# undef mxc_cpu_type
|
|
# define mxc_cpu_type __mxc_cpu_type
|
|
# else
|
|
# define mxc_cpu_type MXC_CPU_MX51
|
|
# endif
|
|
# define cpu_is_mx51() (mxc_cpu_type == MXC_CPU_MX51)
|
|
#else
|
|
# define cpu_is_mx51() (0)
|
|
#endif
|
|
|
|
#ifdef CONFIG_SOC_IMX53
|
|
# ifdef mxc_cpu_type
|
|
# undef mxc_cpu_type
|
|
# define mxc_cpu_type __mxc_cpu_type
|
|
# else
|
|
# define mxc_cpu_type MXC_CPU_MX53
|
|
# endif
|
|
# define cpu_is_mx53() (mxc_cpu_type == MXC_CPU_MX53)
|
|
#else
|
|
# define cpu_is_mx53() (0)
|
|
#endif
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#ifdef CONFIG_SOC_IMX6SL
|
|
static inline bool cpu_is_imx6sl(void)
|
|
{
|
|
return __mxc_cpu_type == MXC_CPU_IMX6SL;
|
|
}
|
|
#else
|
|
static inline bool cpu_is_imx6sl(void)
|
|
{
|
|
return false;
|
|
}
|
|
#endif
|
|
|
|
static inline bool cpu_is_imx6dl(void)
|
|
{
|
|
return __mxc_cpu_type == MXC_CPU_IMX6DL;
|
|
}
|
|
|
|
static inline bool cpu_is_imx6sx(void)
|
|
{
|
|
return __mxc_cpu_type == MXC_CPU_IMX6SX;
|
|
}
|
|
|
|
static inline bool cpu_is_imx6ul(void)
|
|
{
|
|
return __mxc_cpu_type == MXC_CPU_IMX6UL;
|
|
}
|
|
|
|
static inline bool cpu_is_imx6q(void)
|
|
{
|
|
return __mxc_cpu_type == MXC_CPU_IMX6Q;
|
|
}
|
|
|
|
static inline bool cpu_is_imx7d(void)
|
|
{
|
|
return __mxc_cpu_type == MXC_CPU_IMX7D;
|
|
}
|
|
|
|
struct cpu_op {
|
|
u32 cpu_rate;
|
|
};
|
|
|
|
int tzic_enable_wake(void);
|
|
|
|
extern struct cpu_op *(*get_cpu_op)(int *op);
|
|
#endif
|
|
|
|
#define cpu_is_mx3() (cpu_is_mx31() || cpu_is_mx35())
|
|
#define cpu_is_mx2() (cpu_is_mx21() || cpu_is_mx27())
|
|
|
|
#define imx_readl readl_relaxed
|
|
#define imx_readw readw_relaxed
|
|
#define imx_writel writel_relaxed
|
|
#define imx_writew writew_relaxed
|
|
|
|
#endif /* __ASM_ARCH_MXC_H__ */
|