mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 00:37:13 +07:00
bdb2dfb237
After calibrating radio you can find few PHY writes in MMIO dumps: phy_read(0x0009) -> 0x0000 phy_write(0x01ce) <- 0x03dd phy_write(0x01cf) <- 0x03d9 phy_write(0x01d0) <- 0x03d5 phy_write(0x01d1) <- 0x0424 phy_write(0x01d2) <- 0x0429 phy_write(0x01d3) <- 0x042d By comparing to N-PHY code we found out that they are PHY tables for channel switching plus band info read at the beginning. Signed-off-by: Rafał Miłecki <zajec5@gmail.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
47 lines
1.1 KiB
C
47 lines
1.1 KiB
C
#ifndef B43_PHY_HT_H_
|
|
#define B43_PHY_HT_H_
|
|
|
|
#include "phy_common.h"
|
|
|
|
|
|
#define B43_PHY_HT_BANDCTL 0x009 /* Band control */
|
|
#define B43_PHY_HT_TABLE_ADDR 0x072 /* Table address */
|
|
#define B43_PHY_HT_TABLE_DATALO 0x073 /* Table data low */
|
|
#define B43_PHY_HT_TABLE_DATAHI 0x074 /* Table data high */
|
|
#define B43_PHY_HT_BW1 0x1CE
|
|
#define B43_PHY_HT_BW2 0x1CF
|
|
#define B43_PHY_HT_BW3 0x1D0
|
|
#define B43_PHY_HT_BW4 0x1D1
|
|
#define B43_PHY_HT_BW5 0x1D2
|
|
#define B43_PHY_HT_BW6 0x1D3
|
|
|
|
#define B43_PHY_HT_RF_CTL1 B43_PHY_EXTG(0x010)
|
|
|
|
#define B43_PHY_HT_AFE_CTL1 B43_PHY_EXTG(0x110)
|
|
#define B43_PHY_HT_AFE_CTL2 B43_PHY_EXTG(0x111)
|
|
#define B43_PHY_HT_AFE_CTL3 B43_PHY_EXTG(0x114)
|
|
#define B43_PHY_HT_AFE_CTL4 B43_PHY_EXTG(0x115)
|
|
#define B43_PHY_HT_AFE_CTL5 B43_PHY_EXTG(0x118)
|
|
#define B43_PHY_HT_AFE_CTL6 B43_PHY_EXTG(0x119)
|
|
|
|
|
|
/* Values for PHY registers used on channel switching */
|
|
struct b43_phy_ht_channeltab_e_phy {
|
|
u16 bw1;
|
|
u16 bw2;
|
|
u16 bw3;
|
|
u16 bw4;
|
|
u16 bw5;
|
|
u16 bw6;
|
|
};
|
|
|
|
|
|
struct b43_phy_ht {
|
|
};
|
|
|
|
|
|
struct b43_phy_operations;
|
|
extern const struct b43_phy_operations b43_phyops_ht;
|
|
|
|
#endif /* B43_PHY_HT_H_ */
|