mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
d9e48dc2a7
Various changes and minor fixes across a couple of drivers. -----BEGIN PGP SIGNATURE----- iQJNBAABCAA3FiEEiOrDCAFJzPfAjcif3SOs138+s6EFAl3ovpUZHHRoaWVycnku cmVkaW5nQGdtYWlsLmNvbQAKCRDdI6zXfz6zof9HD/9cawfrzpRp/wi/zt7BP2zk po/ttwso/9HsbhaEp8WyRBIeqTRh/D0BMT81UuaJZzus9qdcRycbwtoyKO1xnlWo LKHrpD/PvhJGjLGqEIymQm34o7hsvdwVGKkd2nisl2tNe2CNljcBO7DnnajM6qWX 0YaU6EE+SnZ/ApN6R3vF9IJZ+z8TJm2KLYHVupRxh0BDLGtbufNlpY7nTtOi1ADW ZaUTiVgEuJleGDwL+lNzdtWbzbBQGN/GnbpwutYJRsXuBNpYQNAS/WNOtZbi8BAv rxHPc4WLrqTm9yLgCgYY5SpjBZNbdN/liE7R0Lu5d4C3NleraSiTIHW5T5xnxitY PwShHszUIkKP4IadMLCbzlqRetcU6p3WNMivH7T6KHocTSCZDW0wmUs7YHrOLpfF EK6fJruRgcHdpPmMgPm0PAdKXeDSjkaCBDHms47A6JDsLnNYG8Oo0AyT9GFGdqz5 Sd0yOZeuUo+HSboJ19bZShfv+bAILdFqyiHfbZqzTBsKTqzBxEZXZKfWvnAgUCPh XisghxLlOtnUGD0Z2U22T0hTRNb7l/TCf8gRFL8X81qZnhxS9naXjdi5lvSuY+NA 6jw6N+GMwXUDmOYmN4HV9C39BNvUYzLoijYjUA/UPr3M2IKdX52hVhGo4B4gHVJB 0ylTmeN83Bf9fU7j3VkmHg== =Sd9F -----END PGP SIGNATURE----- Merge tag 'pwm/for-5.5-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/thierry.reding/linux-pwm Pull pwm updates from Thierry Reding: "Various changes and minor fixes across a couple of drivers" * tag 'pwm/for-5.5-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/thierry.reding/linux-pwm: pwm: stm32: Pass breakinput instead of its values pwm: stm32: Remove clutter from ternary operator pwm: stm32: Validate breakinput data from DT pwm: Update comment on struct pwm_ops::apply pwm: sun4i: Fix incorrect calculation of duty_cycle/period pwm: stm32: Add power management support pwm: stm32: Split breakinput apply routine to ease PM support dt-bindings: pwm-stm32: Document pinctrl sleep state pwm: sun4i: Drop redundant assignment to variable pval dt-bindings: pwm: mediatek: Remove gratuitous compatible string for MT7629
43 lines
1.6 KiB
Plaintext
43 lines
1.6 KiB
Plaintext
MediaTek PWM controller
|
|
|
|
Required properties:
|
|
- compatible: should be "mediatek,<name>-pwm":
|
|
- "mediatek,mt2712-pwm": found on mt2712 SoC.
|
|
- "mediatek,mt7622-pwm": found on mt7622 SoC.
|
|
- "mediatek,mt7623-pwm": found on mt7623 SoC.
|
|
- "mediatek,mt7628-pwm": found on mt7628 SoC.
|
|
- "mediatek,mt7629-pwm": found on mt7629 SoC.
|
|
- "mediatek,mt8516-pwm": found on mt8516 SoC.
|
|
- reg: physical base address and length of the controller's registers.
|
|
- #pwm-cells: must be 2. See pwm.yaml in this directory for a description of
|
|
the cell format.
|
|
- clocks: phandle and clock specifier of the PWM reference clock.
|
|
- clock-names: must contain the following, except for MT7628 which
|
|
has no clocks
|
|
- "top": the top clock generator
|
|
- "main": clock used by the PWM core
|
|
- "pwm1-8": the eight per PWM clocks for mt2712
|
|
- "pwm1-6": the six per PWM clocks for mt7622
|
|
- "pwm1-5": the five per PWM clocks for mt7623
|
|
- pinctrl-names: Must contain a "default" entry.
|
|
- pinctrl-0: One property must exist for each entry in pinctrl-names.
|
|
See pinctrl/pinctrl-bindings.txt for details of the property values.
|
|
|
|
Example:
|
|
pwm0: pwm@11006000 {
|
|
compatible = "mediatek,mt7623-pwm";
|
|
reg = <0 0x11006000 0 0x1000>;
|
|
#pwm-cells = <2>;
|
|
clocks = <&topckgen CLK_TOP_PWM_SEL>,
|
|
<&pericfg CLK_PERI_PWM>,
|
|
<&pericfg CLK_PERI_PWM1>,
|
|
<&pericfg CLK_PERI_PWM2>,
|
|
<&pericfg CLK_PERI_PWM3>,
|
|
<&pericfg CLK_PERI_PWM4>,
|
|
<&pericfg CLK_PERI_PWM5>;
|
|
clock-names = "top", "main", "pwm1", "pwm2",
|
|
"pwm3", "pwm4", "pwm5";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pwm0_pins>;
|
|
};
|