mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
efb1e0b071
* clk-ingenic: clk: ingenic: Remove set but not used variable 'enable' clk: ingenic: Fix doc of ingenic_cgu_div_info clk: ingenic: Fix round_rate misbehaving with non-integer dividers clk: ingenic: jz4740: Fix gating of UDC clock * clk-mtk-mux: clk: mediatek: using CLK_MUX_ROUND_CLOSEST for the clock of dpi1_sel clk: mediatek: add MUX_GATE_FLAGS_2 * clk-qcom-sdm845-pcie: clk: qcom: gcc-sdm845: Define parent of PCIe PIPE clocks * clk-mtk-crit: clk: mediatek: Mark bus and DRAM related clocks as critical clk: mediatek: Add flags to mtk_gate clk: mediatek: Add MUX_FLAGS macro * clk-mtk: clk: mediatek: correct cpu clock name for MT8173 SoC |
||
---|---|---|
.. | ||
a53-pll.c | ||
apcs-msm8916.c | ||
camcc-sdm845.c | ||
clk-alpha-pll.c | ||
clk-alpha-pll.h | ||
clk-branch.c | ||
clk-branch.h | ||
clk-hfpll.c | ||
clk-hfpll.h | ||
clk-krait.c | ||
clk-krait.h | ||
clk-pll.c | ||
clk-pll.h | ||
clk-rcg2.c | ||
clk-rcg.c | ||
clk-rcg.h | ||
clk-regmap-divider.c | ||
clk-regmap-divider.h | ||
clk-regmap-mux-div.c | ||
clk-regmap-mux-div.h | ||
clk-regmap-mux.c | ||
clk-regmap-mux.h | ||
clk-regmap.c | ||
clk-regmap.h | ||
clk-rpm.c | ||
clk-rpmh.c | ||
clk-smd-rpm.c | ||
clk-spmi-pmic-div.c | ||
common.c | ||
common.h | ||
dispcc-sdm845.c | ||
gcc-apq8084.c | ||
gcc-ipq806x.c | ||
gcc-ipq4019.c | ||
gcc-ipq8074.c | ||
gcc-mdm9615.c | ||
gcc-msm8660.c | ||
gcc-msm8916.c | ||
gcc-msm8960.c | ||
gcc-msm8974.c | ||
gcc-msm8994.c | ||
gcc-msm8996.c | ||
gcc-msm8998.c | ||
gcc-qcs404.c | ||
gcc-sdm660.c | ||
gcc-sdm845.c | ||
gdsc.c | ||
gdsc.h | ||
gpucc-sdm845.c | ||
hfpll.c | ||
Kconfig | ||
kpss-xcc.c | ||
krait-cc.c | ||
lcc-ipq806x.c | ||
lcc-mdm9615.c | ||
lcc-msm8960.c | ||
lpasscc-sdm845.c | ||
Makefile | ||
mmcc-apq8084.c | ||
mmcc-msm8960.c | ||
mmcc-msm8974.c | ||
mmcc-msm8996.c | ||
reset.c | ||
reset.h | ||
videocc-sdm845.c |