mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-27 20:48:08 +07:00
16093362d6
* lorenzo/pci/dwc: PCI: exynos: Fix a potential init_clk_resources NULL pointer dereference PCI: iproc: Fix NULL pointer dereference for BCMA PCI: dra7xx: Iterate over INTx status bits PCI: dra7xx: Fix legacy INTD IRQ handling PCI: qcom: Account for const type of of_device_id.data PCI: dwc: artpec6: Fix return value check in artpec6_add_pcie_ep() PCI: exynos: Remove deprecated PHY initialization code PCI: dwc: artpec6: Add support for the ARTPEC-7 SoC bindings: PCI: artpec: Add support for the ARTPEC-7 SoC PCI: dwc: artpec6: Deassert the core before waiting for PHY PCI: dwc: Make cpu_addr_fixup take struct dw_pcie as argument PCI: dwc: artpec6: Add support for endpoint mode bindings: PCI: artpec: Add support for endpoint mode PCI: dwc: artpec6: Split artpec6_pcie_establish_link() into smaller functions PCI: dwc: artpec6: Use BIT and GENMASK macros PCI: dwc: artpec6: Remove unused defines PCI: dwc: dra7xx: Help compiler to remove unused code PCI: dwc: dra7xx: Assign pp->ops in dra7xx_add_pcie_port() rather than in probe PCI: dwc: dra7xx: Refactor Kconfig and Makefile handling for host/ep mode PCI: designware-ep: Add generic function for raising MSI irq PCI: designware-ep: Remove static keyword from dw_pcie_ep_reset_bar() PCI: designware-ep: Pre-allocate memory for MSI in dw_pcie_ep_init PCI: designware-ep: Read-only registers need DBI_RO_WR_EN to be writable PCI: designware-ep: dw_pcie_ep_set_msi() should only set MMC bits PCI: dwc: Use the DMA-API to get the MSI address pci: dwc: pci-dra7xx: Make shutdown handler static Includes resolution to conflict between:4494738de0("PCI: endpoint: Add the function number as argument to EPC ops")6f6d787371("PCI: designware-ep: Add generic function for raising MSI irq") The resolution is due to Niklas Cassel <niklas.cassel@axis.com>: https://lkml.kernel.org/r/20180201085608.GA22568@axis.com
31 lines
1.3 KiB
Makefile
31 lines
1.3 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
obj-$(CONFIG_PCIE_DW) += pcie-designware.o
|
|
obj-$(CONFIG_PCIE_DW_HOST) += pcie-designware-host.o
|
|
obj-$(CONFIG_PCIE_DW_EP) += pcie-designware-ep.o
|
|
obj-$(CONFIG_PCIE_DW_PLAT) += pcie-designware-plat.o
|
|
obj-$(CONFIG_PCI_DRA7XX) += pci-dra7xx.o
|
|
obj-$(CONFIG_PCI_EXYNOS) += pci-exynos.o
|
|
obj-$(CONFIG_PCI_IMX6) += pci-imx6.o
|
|
obj-$(CONFIG_PCIE_SPEAR13XX) += pcie-spear13xx.o
|
|
obj-$(CONFIG_PCI_KEYSTONE) += pci-keystone-dw.o pci-keystone.o
|
|
obj-$(CONFIG_PCI_LAYERSCAPE) += pci-layerscape.o
|
|
obj-$(CONFIG_PCIE_QCOM) += pcie-qcom.o
|
|
obj-$(CONFIG_PCIE_ARMADA_8K) += pcie-armada8k.o
|
|
obj-$(CONFIG_PCIE_ARTPEC6) += pcie-artpec6.o
|
|
obj-$(CONFIG_PCIE_KIRIN) += pcie-kirin.o
|
|
obj-$(CONFIG_PCIE_HISI_STB) += pcie-histb.o
|
|
|
|
# The following drivers are for devices that use the generic ACPI
|
|
# pci_root.c driver but don't support standard ECAM config access.
|
|
# They contain MCFG quirks to replace the generic ECAM accessors with
|
|
# device-specific ones that are shared with the DT driver.
|
|
|
|
# The ACPI driver is generic and should not require driver-specific
|
|
# config options to be enabled, so we always build these drivers on
|
|
# ARM64 and use internal ifdefs to only build the pieces we need
|
|
# depending on whether ACPI, the DT driver, or both are enabled.
|
|
|
|
ifdef CONFIG_PCI
|
|
obj-$(CONFIG_ARM64) += pcie-hisi.o
|
|
endif
|