mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2025-01-18 23:16:10 +07:00
e71c99fe8d
Currently flush_tlb_mm flushes the entire TLB. Switch it to doing a PID aware flush. This also improves the readibility of flush_tlb_pid. Signed-off-by: Nicholas Piggin <npiggin@gmail.com> Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com> |
||
---|---|---|
.. | ||
cacheflush.c | ||
dma-mapping.c | ||
extable.c | ||
fault.c | ||
init.c | ||
ioremap.c | ||
Makefile | ||
mmu_context.c | ||
pgtable.c | ||
tlb.c | ||
uaccess.c |