mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
7216436420
Some panels only accept bpc (bit per color) 6-bit. But, the default bpc in mt8173 display data path is 8-bit. If we didn't enable dithering function to convert bpc, display cannot show the smooth grayscale image. In mt8173, the dithering function in OD (OverDrive) and GAMMA module, we have to config them with connector->display_mode.bpc when CRTC initial. 1. Clear the default value at *_DITHER_5 and *_DITHER_7 register. 2. Calculate the LSB_ERR_SHIFT bits and ADD_LSHIFT bits two values. i.e. Input bpc of OD is 10 bits, we assume the bpc of panel is 6-bit, so, we need to set 4-bit to LSB_ERR_SHIFT and ADD_LSHIFT bits respectively. 3. Then, set the OD or GAMMA to dithering mode depends on path-1 or path-2. Signed-off-by: Bibby Hsieh <bibby.hsieh@mediatek.com> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
242 lines
6.5 KiB
C
242 lines
6.5 KiB
C
/*
|
|
* Copyright (c) 2015 MediaTek Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <drm/drmP.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/component.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/of_irq.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include "mtk_drm_crtc.h"
|
|
#include "mtk_drm_ddp_comp.h"
|
|
|
|
#define DISP_REG_RDMA_INT_ENABLE 0x0000
|
|
#define DISP_REG_RDMA_INT_STATUS 0x0004
|
|
#define RDMA_TARGET_LINE_INT BIT(5)
|
|
#define RDMA_FIFO_UNDERFLOW_INT BIT(4)
|
|
#define RDMA_EOF_ABNORMAL_INT BIT(3)
|
|
#define RDMA_FRAME_END_INT BIT(2)
|
|
#define RDMA_FRAME_START_INT BIT(1)
|
|
#define RDMA_REG_UPDATE_INT BIT(0)
|
|
#define DISP_REG_RDMA_GLOBAL_CON 0x0010
|
|
#define RDMA_ENGINE_EN BIT(0)
|
|
#define DISP_REG_RDMA_SIZE_CON_0 0x0014
|
|
#define DISP_REG_RDMA_SIZE_CON_1 0x0018
|
|
#define DISP_REG_RDMA_TARGET_LINE 0x001c
|
|
#define DISP_REG_RDMA_FIFO_CON 0x0040
|
|
#define RDMA_FIFO_UNDERFLOW_EN BIT(31)
|
|
#define RDMA_FIFO_PSEUDO_SIZE(bytes) (((bytes) / 16) << 16)
|
|
#define RDMA_OUTPUT_VALID_FIFO_THRESHOLD(bytes) ((bytes) / 16)
|
|
|
|
/**
|
|
* struct mtk_disp_rdma - DISP_RDMA driver structure
|
|
* @ddp_comp - structure containing type enum and hardware resources
|
|
* @crtc - associated crtc to report irq events to
|
|
*/
|
|
struct mtk_disp_rdma {
|
|
struct mtk_ddp_comp ddp_comp;
|
|
struct drm_crtc *crtc;
|
|
};
|
|
|
|
static irqreturn_t mtk_disp_rdma_irq_handler(int irq, void *dev_id)
|
|
{
|
|
struct mtk_disp_rdma *priv = dev_id;
|
|
struct mtk_ddp_comp *rdma = &priv->ddp_comp;
|
|
|
|
/* Clear frame completion interrupt */
|
|
writel(0x0, rdma->regs + DISP_REG_RDMA_INT_STATUS);
|
|
|
|
if (!priv->crtc)
|
|
return IRQ_NONE;
|
|
|
|
mtk_crtc_ddp_irq(priv->crtc, rdma);
|
|
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
static void rdma_update_bits(struct mtk_ddp_comp *comp, unsigned int reg,
|
|
unsigned int mask, unsigned int val)
|
|
{
|
|
unsigned int tmp = readl(comp->regs + reg);
|
|
|
|
tmp = (tmp & ~mask) | (val & mask);
|
|
writel(tmp, comp->regs + reg);
|
|
}
|
|
|
|
static void mtk_rdma_enable_vblank(struct mtk_ddp_comp *comp,
|
|
struct drm_crtc *crtc)
|
|
{
|
|
struct mtk_disp_rdma *priv = container_of(comp, struct mtk_disp_rdma,
|
|
ddp_comp);
|
|
|
|
priv->crtc = crtc;
|
|
rdma_update_bits(comp, DISP_REG_RDMA_INT_ENABLE, RDMA_FRAME_END_INT,
|
|
RDMA_FRAME_END_INT);
|
|
}
|
|
|
|
static void mtk_rdma_disable_vblank(struct mtk_ddp_comp *comp)
|
|
{
|
|
struct mtk_disp_rdma *priv = container_of(comp, struct mtk_disp_rdma,
|
|
ddp_comp);
|
|
|
|
priv->crtc = NULL;
|
|
rdma_update_bits(comp, DISP_REG_RDMA_INT_ENABLE, RDMA_FRAME_END_INT, 0);
|
|
}
|
|
|
|
static void mtk_rdma_start(struct mtk_ddp_comp *comp)
|
|
{
|
|
rdma_update_bits(comp, DISP_REG_RDMA_GLOBAL_CON, RDMA_ENGINE_EN,
|
|
RDMA_ENGINE_EN);
|
|
}
|
|
|
|
static void mtk_rdma_stop(struct mtk_ddp_comp *comp)
|
|
{
|
|
rdma_update_bits(comp, DISP_REG_RDMA_GLOBAL_CON, RDMA_ENGINE_EN, 0);
|
|
}
|
|
|
|
static void mtk_rdma_config(struct mtk_ddp_comp *comp, unsigned int width,
|
|
unsigned int height, unsigned int vrefresh,
|
|
unsigned int bpc)
|
|
{
|
|
unsigned int threshold;
|
|
unsigned int reg;
|
|
|
|
rdma_update_bits(comp, DISP_REG_RDMA_SIZE_CON_0, 0xfff, width);
|
|
rdma_update_bits(comp, DISP_REG_RDMA_SIZE_CON_1, 0xfffff, height);
|
|
|
|
/*
|
|
* Enable FIFO underflow since DSI and DPI can't be blocked.
|
|
* Keep the FIFO pseudo size reset default of 8 KiB. Set the
|
|
* output threshold to 6 microseconds with 7/6 overhead to
|
|
* account for blanking, and with a pixel depth of 4 bytes:
|
|
*/
|
|
threshold = width * height * vrefresh * 4 * 7 / 1000000;
|
|
reg = RDMA_FIFO_UNDERFLOW_EN |
|
|
RDMA_FIFO_PSEUDO_SIZE(SZ_8K) |
|
|
RDMA_OUTPUT_VALID_FIFO_THRESHOLD(threshold);
|
|
writel(reg, comp->regs + DISP_REG_RDMA_FIFO_CON);
|
|
}
|
|
|
|
static const struct mtk_ddp_comp_funcs mtk_disp_rdma_funcs = {
|
|
.config = mtk_rdma_config,
|
|
.start = mtk_rdma_start,
|
|
.stop = mtk_rdma_stop,
|
|
.enable_vblank = mtk_rdma_enable_vblank,
|
|
.disable_vblank = mtk_rdma_disable_vblank,
|
|
};
|
|
|
|
static int mtk_disp_rdma_bind(struct device *dev, struct device *master,
|
|
void *data)
|
|
{
|
|
struct mtk_disp_rdma *priv = dev_get_drvdata(dev);
|
|
struct drm_device *drm_dev = data;
|
|
int ret;
|
|
|
|
ret = mtk_ddp_comp_register(drm_dev, &priv->ddp_comp);
|
|
if (ret < 0) {
|
|
dev_err(dev, "Failed to register component %s: %d\n",
|
|
dev->of_node->full_name, ret);
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
static void mtk_disp_rdma_unbind(struct device *dev, struct device *master,
|
|
void *data)
|
|
{
|
|
struct mtk_disp_rdma *priv = dev_get_drvdata(dev);
|
|
struct drm_device *drm_dev = data;
|
|
|
|
mtk_ddp_comp_unregister(drm_dev, &priv->ddp_comp);
|
|
}
|
|
|
|
static const struct component_ops mtk_disp_rdma_component_ops = {
|
|
.bind = mtk_disp_rdma_bind,
|
|
.unbind = mtk_disp_rdma_unbind,
|
|
};
|
|
|
|
static int mtk_disp_rdma_probe(struct platform_device *pdev)
|
|
{
|
|
struct device *dev = &pdev->dev;
|
|
struct mtk_disp_rdma *priv;
|
|
int comp_id;
|
|
int irq;
|
|
int ret;
|
|
|
|
priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
|
|
if (!priv)
|
|
return -ENOMEM;
|
|
|
|
irq = platform_get_irq(pdev, 0);
|
|
if (irq < 0)
|
|
return irq;
|
|
|
|
comp_id = mtk_ddp_comp_get_id(dev->of_node, MTK_DISP_RDMA);
|
|
if (comp_id < 0) {
|
|
dev_err(dev, "Failed to identify by alias: %d\n", comp_id);
|
|
return comp_id;
|
|
}
|
|
|
|
ret = mtk_ddp_comp_init(dev, dev->of_node, &priv->ddp_comp, comp_id,
|
|
&mtk_disp_rdma_funcs);
|
|
if (ret) {
|
|
dev_err(dev, "Failed to initialize component: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
/* Disable and clear pending interrupts */
|
|
writel(0x0, priv->ddp_comp.regs + DISP_REG_RDMA_INT_ENABLE);
|
|
writel(0x0, priv->ddp_comp.regs + DISP_REG_RDMA_INT_STATUS);
|
|
|
|
ret = devm_request_irq(dev, irq, mtk_disp_rdma_irq_handler,
|
|
IRQF_TRIGGER_NONE, dev_name(dev), priv);
|
|
if (ret < 0) {
|
|
dev_err(dev, "Failed to request irq %d: %d\n", irq, ret);
|
|
return ret;
|
|
}
|
|
|
|
platform_set_drvdata(pdev, priv);
|
|
|
|
ret = component_add(dev, &mtk_disp_rdma_component_ops);
|
|
if (ret)
|
|
dev_err(dev, "Failed to add component: %d\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int mtk_disp_rdma_remove(struct platform_device *pdev)
|
|
{
|
|
component_del(&pdev->dev, &mtk_disp_rdma_component_ops);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id mtk_disp_rdma_driver_dt_match[] = {
|
|
{ .compatible = "mediatek,mt8173-disp-rdma", },
|
|
{},
|
|
};
|
|
MODULE_DEVICE_TABLE(of, mtk_disp_rdma_driver_dt_match);
|
|
|
|
struct platform_driver mtk_disp_rdma_driver = {
|
|
.probe = mtk_disp_rdma_probe,
|
|
.remove = mtk_disp_rdma_remove,
|
|
.driver = {
|
|
.name = "mediatek-disp-rdma",
|
|
.owner = THIS_MODULE,
|
|
.of_match_table = mtk_disp_rdma_driver_dt_match,
|
|
},
|
|
};
|