mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-24 02:11:47 +07:00
fc6b68ba49
The Marvell 28nm HSIC PHY requires the port to be forced to HS mode after the port power is applied. This is done using the test mode in the PORTSC register. As HSIC is always HS, this work-around should be safe to do with all HSIC PHYs and has been tested on i.MX6S. Signed-off-by: Rob Herring <robh@kernel.org> Tested-by: Peter Chen <Peter.Chen@freescale.com> Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Cc: linux-usb@vger.kernel.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
258 lines
6.1 KiB
C
258 lines
6.1 KiB
C
/*
|
|
* host.c - ChipIdea USB host controller driver
|
|
*
|
|
* Copyright (c) 2012 Intel Corporation
|
|
*
|
|
* Author: Alexander Shishkin
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/io.h>
|
|
#include <linux/usb.h>
|
|
#include <linux/usb/hcd.h>
|
|
#include <linux/usb/chipidea.h>
|
|
#include <linux/regulator/consumer.h>
|
|
|
|
#include "../host/ehci.h"
|
|
|
|
#include "ci.h"
|
|
#include "bits.h"
|
|
#include "host.h"
|
|
|
|
static struct hc_driver __read_mostly ci_ehci_hc_driver;
|
|
static int (*orig_bus_suspend)(struct usb_hcd *hcd);
|
|
|
|
struct ehci_ci_priv {
|
|
struct regulator *reg_vbus;
|
|
struct ci_hdrc *ci;
|
|
};
|
|
|
|
static int ehci_ci_portpower(struct usb_hcd *hcd, int portnum, bool enable)
|
|
{
|
|
struct ehci_hcd *ehci = hcd_to_ehci(hcd);
|
|
struct ehci_ci_priv *priv = (struct ehci_ci_priv *)ehci->priv;
|
|
struct ci_hdrc *ci = priv->ci;
|
|
struct device *dev = hcd->self.controller;
|
|
int ret = 0;
|
|
int port = HCS_N_PORTS(ehci->hcs_params);
|
|
|
|
if (priv->reg_vbus) {
|
|
if (port > 1) {
|
|
dev_warn(dev,
|
|
"Not support multi-port regulator control\n");
|
|
return 0;
|
|
}
|
|
if (enable)
|
|
ret = regulator_enable(priv->reg_vbus);
|
|
else
|
|
ret = regulator_disable(priv->reg_vbus);
|
|
if (ret) {
|
|
dev_err(dev,
|
|
"Failed to %s vbus regulator, ret=%d\n",
|
|
enable ? "enable" : "disable", ret);
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
if (enable && (ci->platdata->phy_mode == USBPHY_INTERFACE_MODE_HSIC)) {
|
|
/*
|
|
* Marvell 28nm HSIC PHY requires forcing the port to HS mode.
|
|
* As HSIC is always HS, this should be safe for others.
|
|
*/
|
|
hw_port_test_set(ci, 5);
|
|
hw_port_test_set(ci, 0);
|
|
}
|
|
return 0;
|
|
};
|
|
|
|
static const struct ehci_driver_overrides ehci_ci_overrides = {
|
|
.extra_priv_size = sizeof(struct ehci_ci_priv),
|
|
.port_power = ehci_ci_portpower,
|
|
};
|
|
|
|
static irqreturn_t host_irq(struct ci_hdrc *ci)
|
|
{
|
|
return usb_hcd_irq(ci->irq, ci->hcd);
|
|
}
|
|
|
|
static int host_start(struct ci_hdrc *ci)
|
|
{
|
|
struct usb_hcd *hcd;
|
|
struct ehci_hcd *ehci;
|
|
struct ehci_ci_priv *priv;
|
|
int ret;
|
|
|
|
if (usb_disabled())
|
|
return -ENODEV;
|
|
|
|
hcd = usb_create_hcd(&ci_ehci_hc_driver, ci->dev, dev_name(ci->dev));
|
|
if (!hcd)
|
|
return -ENOMEM;
|
|
|
|
dev_set_drvdata(ci->dev, ci);
|
|
hcd->rsrc_start = ci->hw_bank.phys;
|
|
hcd->rsrc_len = ci->hw_bank.size;
|
|
hcd->regs = ci->hw_bank.abs;
|
|
hcd->has_tt = 1;
|
|
|
|
hcd->power_budget = ci->platdata->power_budget;
|
|
hcd->tpl_support = ci->platdata->tpl_support;
|
|
if (ci->phy)
|
|
hcd->phy = ci->phy;
|
|
else
|
|
hcd->usb_phy = ci->usb_phy;
|
|
|
|
ehci = hcd_to_ehci(hcd);
|
|
ehci->caps = ci->hw_bank.cap;
|
|
ehci->has_hostpc = ci->hw_bank.lpm;
|
|
ehci->has_tdi_phy_lpm = ci->hw_bank.lpm;
|
|
ehci->imx28_write_fix = ci->imx28_write_fix;
|
|
|
|
priv = (struct ehci_ci_priv *)ehci->priv;
|
|
priv->reg_vbus = NULL;
|
|
priv->ci = ci;
|
|
|
|
if (ci->platdata->reg_vbus && !ci_otg_is_fsm_mode(ci)) {
|
|
if (ci->platdata->flags & CI_HDRC_TURN_VBUS_EARLY_ON) {
|
|
ret = regulator_enable(ci->platdata->reg_vbus);
|
|
if (ret) {
|
|
dev_err(ci->dev,
|
|
"Failed to enable vbus regulator, ret=%d\n",
|
|
ret);
|
|
goto put_hcd;
|
|
}
|
|
} else {
|
|
priv->reg_vbus = ci->platdata->reg_vbus;
|
|
}
|
|
}
|
|
|
|
ret = usb_add_hcd(hcd, 0, 0);
|
|
if (ret) {
|
|
goto disable_reg;
|
|
} else {
|
|
struct usb_otg *otg = &ci->otg;
|
|
|
|
ci->hcd = hcd;
|
|
|
|
if (ci_otg_is_fsm_mode(ci)) {
|
|
otg->host = &hcd->self;
|
|
hcd->self.otg_port = 1;
|
|
}
|
|
}
|
|
|
|
if (ci->platdata->flags & CI_HDRC_DISABLE_STREAMING)
|
|
hw_write(ci, OP_USBMODE, USBMODE_CI_SDIS, USBMODE_CI_SDIS);
|
|
|
|
if (ci->platdata->flags & CI_HDRC_FORCE_FULLSPEED)
|
|
hw_write(ci, OP_PORTSC, PORTSC_PFSC, PORTSC_PFSC);
|
|
|
|
return ret;
|
|
|
|
disable_reg:
|
|
if (ci->platdata->reg_vbus && !ci_otg_is_fsm_mode(ci) &&
|
|
(ci->platdata->flags & CI_HDRC_TURN_VBUS_EARLY_ON))
|
|
regulator_disable(ci->platdata->reg_vbus);
|
|
put_hcd:
|
|
usb_put_hcd(hcd);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void host_stop(struct ci_hdrc *ci)
|
|
{
|
|
struct usb_hcd *hcd = ci->hcd;
|
|
|
|
if (hcd) {
|
|
usb_remove_hcd(hcd);
|
|
usb_put_hcd(hcd);
|
|
if (ci->platdata->reg_vbus && !ci_otg_is_fsm_mode(ci) &&
|
|
(ci->platdata->flags & CI_HDRC_TURN_VBUS_EARLY_ON))
|
|
regulator_disable(ci->platdata->reg_vbus);
|
|
}
|
|
}
|
|
|
|
|
|
void ci_hdrc_host_destroy(struct ci_hdrc *ci)
|
|
{
|
|
if (ci->role == CI_ROLE_HOST && ci->hcd)
|
|
host_stop(ci);
|
|
}
|
|
|
|
static int ci_ehci_bus_suspend(struct usb_hcd *hcd)
|
|
{
|
|
struct ehci_hcd *ehci = hcd_to_ehci(hcd);
|
|
int port;
|
|
u32 tmp;
|
|
|
|
int ret = orig_bus_suspend(hcd);
|
|
|
|
if (ret)
|
|
return ret;
|
|
|
|
port = HCS_N_PORTS(ehci->hcs_params);
|
|
while (port--) {
|
|
u32 __iomem *reg = &ehci->regs->port_status[port];
|
|
u32 portsc = ehci_readl(ehci, reg);
|
|
|
|
if (portsc & PORT_CONNECT) {
|
|
/*
|
|
* For chipidea, the resume signal will be ended
|
|
* automatically, so for remote wakeup case, the
|
|
* usbcmd.rs may not be set before the resume has
|
|
* ended if other resume paths consumes too much
|
|
* time (~24ms), in that case, the SOF will not
|
|
* send out within 3ms after resume ends, then the
|
|
* high speed device will enter full speed mode.
|
|
*/
|
|
|
|
tmp = ehci_readl(ehci, &ehci->regs->command);
|
|
tmp |= CMD_RUN;
|
|
ehci_writel(ehci, tmp, &ehci->regs->command);
|
|
/*
|
|
* It needs a short delay between set RS bit and PHCD.
|
|
*/
|
|
usleep_range(150, 200);
|
|
break;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int ci_hdrc_host_init(struct ci_hdrc *ci)
|
|
{
|
|
struct ci_role_driver *rdrv;
|
|
|
|
if (!hw_read(ci, CAP_DCCPARAMS, DCCPARAMS_HC))
|
|
return -ENXIO;
|
|
|
|
rdrv = devm_kzalloc(ci->dev, sizeof(struct ci_role_driver), GFP_KERNEL);
|
|
if (!rdrv)
|
|
return -ENOMEM;
|
|
|
|
rdrv->start = host_start;
|
|
rdrv->stop = host_stop;
|
|
rdrv->irq = host_irq;
|
|
rdrv->name = "host";
|
|
ci->roles[CI_ROLE_HOST] = rdrv;
|
|
|
|
ehci_init_driver(&ci_ehci_hc_driver, &ehci_ci_overrides);
|
|
orig_bus_suspend = ci_ehci_hc_driver.bus_suspend;
|
|
ci_ehci_hc_driver.bus_suspend = ci_ehci_bus_suspend;
|
|
|
|
return 0;
|
|
}
|