mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-30 05:06:44 +07:00
e31166f0fd
Changes since V1:
Apply Jonathan's review feedback:
Introduce and use IIO_ALTVOLTAGE.
Fix up comments and documentation.
Remove dead code.
Reorder some code fragments.
Add missing iio_device_free.
Convert to new API.
Fix-up out of staging includes.
Removed pll_locked attribute.
Changes since V2:
Use module_spi_driver.
adf4350_remove: move gpio_free after regulator.
target patch to drivers/iio
Signed-off-by: Michael Hennerich <michael.hennerich@analog.com>
Acked-by: Jonathan Cameron <jic23@kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
42 lines
1014 B
Plaintext
42 lines
1014 B
Plaintext
#
|
|
# Frequency
|
|
# Direct Digital Synthesis drivers (DDS)
|
|
# Clock Distribution device drivers
|
|
# Phase-Locked Loop (PLL) frequency synthesizers
|
|
#
|
|
|
|
menu "Frequency Synthesizers DDS/PLL"
|
|
|
|
menu "Clock Generator/Distribution"
|
|
|
|
config AD9523
|
|
tristate "Analog Devices AD9523 Low Jitter Clock Generator"
|
|
depends on SPI
|
|
help
|
|
Say yes here to build support for Analog Devices AD9523 Low Jitter
|
|
Clock Generator. The driver provides direct access via sysfs.
|
|
|
|
To compile this driver as a module, choose M here: the
|
|
module will be called ad9523.
|
|
|
|
endmenu
|
|
|
|
#
|
|
# Phase-Locked Loop (PLL) frequency synthesizers
|
|
#
|
|
|
|
menu "Phase-Locked Loop (PLL) frequency synthesizers"
|
|
|
|
config ADF4350
|
|
tristate "Analog Devices ADF4350/ADF4351 Wideband Synthesizers"
|
|
depends on SPI
|
|
help
|
|
Say yes here to build support for Analog Devices ADF4350/ADF4351
|
|
Wideband Synthesizers. The driver provides direct access via sysfs.
|
|
|
|
To compile this driver as a module, choose M here: the
|
|
module will be called adf4350.
|
|
|
|
endmenu
|
|
endmenu
|