linux_dsm_epyc7002/drivers/gpu/drm/amd
shaoyunl e14ba95b90 drm/amdgpu: Use heavy weight for tlb invalidation on xgmi configuration
There is a bug found in vml2 xgmi logic:
mtype is always sent as NC on the VMC to TC interface for a page walk,
regardless of whether the request is being sent to local or remote GPU.
NC means non-coherent and will cause the VMC return data to be cached
in the TCC (versus UC – uncached will not cache the data). Since the
page table updates are being done by SDMA/HDP, then TCC will never be
updated and the GC VML2 will continue to hit on the TCC and never get
the updated page tables and result in a fault.
Heave weigh tlb invalidation does a WB/INVAL of the L1/L2 GL data
caches so TCC will not be hit on next request

Signed-off-by: shaoyunl <Shaoyun.Liu@amd.com>
Reviewed-by: Felix Kuehling <Felix.Kuehling@amd.com>
Signed-off-by: Felix Kuehling <Felix.Kuehling@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2019-05-24 12:21:01 -05:00
..
acp
amdgpu drm/amdgpu: Use heavy weight for tlb invalidation on xgmi configuration 2019-05-24 12:21:01 -05:00
amdkfd drm/amdkfd: Preserve ttmp[4:5] instead of ttmp[14:15] 2019-05-24 12:21:01 -05:00
display gpu: fix typos in code comments 2019-05-24 12:21:01 -05:00
include drm/amdkfd: Shift sdma_engine_id and sdma_queue_id in mqd 2019-05-24 12:21:01 -05:00
powerplay drm/amd/powerplay: enable ppfeaturemask module parameter support on Vega20 2019-05-24 12:21:01 -05:00