mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
923587aafc
The ARC SDP I2S clock can be programmed using a specific PLL. This patch has the goal of adding a clock driver that programs this PLL. At this moment the rate values are hardcoded in a table but in the future it would be ideal to use a function which determines the PLL values given the desired rate. Signed-off-by: Jose Abreu <joabreu@synopsys.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
26 lines
672 B
Plaintext
26 lines
672 B
Plaintext
Binding for the AXS10X I2S PLL clock
|
|
|
|
This binding uses the common clock binding[1].
|
|
|
|
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
Required properties:
|
|
- compatible: shall be "snps,axs10x-i2s-pll-clock"
|
|
- reg : address and length of the I2S PLL register set.
|
|
- clocks: shall be the input parent clock phandle for the PLL.
|
|
- #clock-cells: from common clock binding; Should always be set to 0.
|
|
|
|
Example:
|
|
pll_clock: pll_clock {
|
|
compatible = "fixed-clock";
|
|
clock-frequency = <27000000>;
|
|
#clock-cells = <0>;
|
|
};
|
|
|
|
i2s_clock@100a0 {
|
|
compatible = "snps,axs10x-i2s-pll-clock";
|
|
reg = <0x100a0 0x10>;
|
|
clocks = <&pll_clock>;
|
|
#clock-cells = <0>;
|
|
};
|