mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-22 23:22:24 +07:00
2c86e9fb72
The HLCDC IP available on some Atmel SoCs (i.e. at91sam9n12, at91sam9x5 family or sama5d3 family) exposes 2 subdevices: - a display controller (controlled by a DRM driver) - a PWM chip The MFD device provides a regmap and several clocks (those connected to this hardware block) to its subdevices. This way concurrent accesses to the iomem range are handled by the regmap framework, and each subdevice can safely access HLCDC registers. Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com> Tested-by: Anthony Harivel <anthony.harivel@emtrion.de> Tested-by: Ludovic Desroches <ludovic.desroches@atmel.com> Signed-off-by: Lee Jones <lee.jones@linaro.org>
86 lines
2.6 KiB
C
86 lines
2.6 KiB
C
/*
|
|
* Copyright (C) 2014 Free Electrons
|
|
* Copyright (C) 2014 Atmel
|
|
*
|
|
* Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
* the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef __LINUX_MFD_HLCDC_H
|
|
#define __LINUX_MFD_HLCDC_H
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/regmap.h>
|
|
|
|
#define ATMEL_HLCDC_CFG(i) ((i) * 0x4)
|
|
#define ATMEL_HLCDC_SIG_CFG LCDCFG(5)
|
|
#define ATMEL_HLCDC_HSPOL BIT(0)
|
|
#define ATMEL_HLCDC_VSPOL BIT(1)
|
|
#define ATMEL_HLCDC_VSPDLYS BIT(2)
|
|
#define ATMEL_HLCDC_VSPDLYE BIT(3)
|
|
#define ATMEL_HLCDC_DISPPOL BIT(4)
|
|
#define ATMEL_HLCDC_DITHER BIT(6)
|
|
#define ATMEL_HLCDC_DISPDLY BIT(7)
|
|
#define ATMEL_HLCDC_MODE_MASK GENMASK(9, 8)
|
|
#define ATMEL_HLCDC_PP BIT(10)
|
|
#define ATMEL_HLCDC_VSPSU BIT(12)
|
|
#define ATMEL_HLCDC_VSPHO BIT(13)
|
|
#define ATMEL_HLCDC_GUARDTIME_MASK GENMASK(20, 16)
|
|
|
|
#define ATMEL_HLCDC_EN 0x20
|
|
#define ATMEL_HLCDC_DIS 0x24
|
|
#define ATMEL_HLCDC_SR 0x28
|
|
#define ATMEL_HLCDC_IER 0x2c
|
|
#define ATMEL_HLCDC_IDR 0x30
|
|
#define ATMEL_HLCDC_IMR 0x34
|
|
#define ATMEL_HLCDC_ISR 0x38
|
|
|
|
#define ATMEL_HLCDC_CLKPOL BIT(0)
|
|
#define ATMEL_HLCDC_CLKSEL BIT(2)
|
|
#define ATMEL_HLCDC_CLKPWMSEL BIT(3)
|
|
#define ATMEL_HLCDC_CGDIS(i) BIT(8 + (i))
|
|
#define ATMEL_HLCDC_CLKDIV_SHFT 16
|
|
#define ATMEL_HLCDC_CLKDIV_MASK GENMASK(23, 16)
|
|
#define ATMEL_HLCDC_CLKDIV(div) ((div - 2) << ATMEL_HLCDC_CLKDIV_SHFT)
|
|
|
|
#define ATMEL_HLCDC_PIXEL_CLK BIT(0)
|
|
#define ATMEL_HLCDC_SYNC BIT(1)
|
|
#define ATMEL_HLCDC_DISP BIT(2)
|
|
#define ATMEL_HLCDC_PWM BIT(3)
|
|
#define ATMEL_HLCDC_SIP BIT(4)
|
|
|
|
#define ATMEL_HLCDC_SOF BIT(0)
|
|
#define ATMEL_HLCDC_SYNCDIS BIT(1)
|
|
#define ATMEL_HLCDC_FIFOERR BIT(4)
|
|
#define ATMEL_HLCDC_LAYER_STATUS(x) BIT((x) + 8)
|
|
|
|
/**
|
|
* Structure shared by the MFD device and its subdevices.
|
|
*
|
|
* @regmap: register map used to access HLCDC IP registers
|
|
* @periph_clk: the hlcdc peripheral clock
|
|
* @sys_clk: the hlcdc system clock
|
|
* @slow_clk: the system slow clk
|
|
* @irq: the hlcdc irq
|
|
*/
|
|
struct atmel_hlcdc {
|
|
struct regmap *regmap;
|
|
struct clk *periph_clk;
|
|
struct clk *sys_clk;
|
|
struct clk *slow_clk;
|
|
int irq;
|
|
};
|
|
|
|
#endif /* __LINUX_MFD_HLCDC_H */
|