mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-17 13:36:44 +07:00
df0e74da6d
ARMv6 and later processors have the REV16 instruction, which swaps the bytes within each halfword of a register value. This is already used to implement swab16(), but since the native operation performaed by REV16 is actually swahb32(), this patch renames the existing swab16() helper accordingly and defines __arch_swab16() in terms of it. This allows calls to both swab16() and swahb32() to be optimised. The compiler's generated code might improve someday, but as of 4.5.2 the code generated for pure C implementing these 16-bit bytesswaps remains pessimal. swahb32() is useful for converting 32-bit Thumb instructions between integer and memory representation on BE8 platforms (among other uses). Signed-off-by: Dave Martin <dave.martin@linaro.org> Reviewed-by: Nicolas Pitre <nico@linaro.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
71 lines
1.7 KiB
C
71 lines
1.7 KiB
C
/*
|
|
* arch/arm/include/asm/byteorder.h
|
|
*
|
|
* ARM Endian-ness. In little endian mode, the data bus is connected such
|
|
* that byte accesses appear as:
|
|
* 0 = d0...d7, 1 = d8...d15, 2 = d16...d23, 3 = d24...d31
|
|
* and word accesses (data or instruction) appear as:
|
|
* d0...d31
|
|
*
|
|
* When in big endian mode, byte accesses appear as:
|
|
* 0 = d24...d31, 1 = d16...d23, 2 = d8...d15, 3 = d0...d7
|
|
* and word accesses (data or instruction) appear as:
|
|
* d0...d31
|
|
*/
|
|
#ifndef __ASM_ARM_SWAB_H
|
|
#define __ASM_ARM_SWAB_H
|
|
|
|
#include <linux/compiler.h>
|
|
#include <linux/types.h>
|
|
|
|
#if !defined(__STRICT_ANSI__) || defined(__KERNEL__)
|
|
# define __SWAB_64_THRU_32__
|
|
#endif
|
|
|
|
#if defined(__KERNEL__) && __LINUX_ARM_ARCH__ >= 6
|
|
|
|
static inline __attribute_const__ __u32 __arch_swahb32(__u32 x)
|
|
{
|
|
__asm__ ("rev16 %0, %1" : "=r" (x) : "r" (x));
|
|
return x;
|
|
}
|
|
#define __arch_swahb32 __arch_swahb32
|
|
#define __arch_swab16(x) ((__u16)__arch_swahb32(x))
|
|
|
|
static inline __attribute_const__ __u32 __arch_swab32(__u32 x)
|
|
{
|
|
__asm__ ("rev %0, %1" : "=r" (x) : "r" (x));
|
|
return x;
|
|
}
|
|
#define __arch_swab32 __arch_swab32
|
|
|
|
#else
|
|
|
|
static inline __attribute_const__ __u32 __arch_swab32(__u32 x)
|
|
{
|
|
__u32 t;
|
|
|
|
#ifndef __thumb__
|
|
if (!__builtin_constant_p(x)) {
|
|
/*
|
|
* The compiler needs a bit of a hint here to always do the
|
|
* right thing and not screw it up to different degrees
|
|
* depending on the gcc version.
|
|
*/
|
|
asm ("eor\t%0, %1, %1, ror #16" : "=r" (t) : "r" (x));
|
|
} else
|
|
#endif
|
|
t = x ^ ((x << 16) | (x >> 16)); /* eor r1,r0,r0,ror #16 */
|
|
|
|
x = (x << 24) | (x >> 8); /* mov r0,r0,ror #8 */
|
|
t &= ~0x00FF0000; /* bic r1,r1,#0x00FF0000 */
|
|
x ^= (t >> 8); /* eor r0,r0,r1,lsr #8 */
|
|
|
|
return x;
|
|
}
|
|
#define __arch_swab32 __arch_swab32
|
|
|
|
#endif
|
|
|
|
#endif
|