mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
34f54f579a
The Armada 7K/8K use the same RTC IP than the Armada 38x. However the SOC integration differs in 2 points: - MBUS bridge timing initialization - IRQ configuration at SoC level Moreover the Armada 7K/8K have an issue preventing to get the interrupt from alarm 1. This commit allows to use alarm 2 for these A7K/8K but to still use alarm 1 for the Armada 38x. Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com>
25 lines
717 B
Plaintext
25 lines
717 B
Plaintext
* Real Time Clock of the Armada 38x/7K/8K SoCs
|
|
|
|
RTC controller for the Armada 38x, 7K and 8K SoCs
|
|
|
|
Required properties:
|
|
- compatible : Should be one of the following:
|
|
"marvell,armada-380-rtc" for Armada 38x SoC
|
|
"marvell,armada-8k-rtc" for Aramda 7K/8K SoCs
|
|
- reg: a list of base address and size pairs, one for each entry in
|
|
reg-names
|
|
- reg names: should contain:
|
|
* "rtc" for the RTC registers
|
|
* "rtc-soc" for the SoC related registers and among them the one
|
|
related to the interrupt.
|
|
- interrupts: IRQ line for the RTC.
|
|
|
|
Example:
|
|
|
|
rtc@a3800 {
|
|
compatible = "marvell,armada-380-rtc";
|
|
reg = <0xa3800 0x20>, <0x184a0 0x0c>;
|
|
reg-names = "rtc", "rtc-soc";
|
|
interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
};
|