mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-28 11:18:45 +07:00
30648e9f86
We will move the FSL QSPI driver to the SPI framework soon. To prepare and to make sure the full buswidth is used (as it is with the current driver), let's add the right properties. Signed-off-by: Frieder Schrempf <frieder.schrempf@kontron.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
184 lines
2.8 KiB
Plaintext
184 lines
2.8 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Device Tree Include file for Freescale Layerscape-1046A family SoC.
|
|
*
|
|
* Copyright 2016 Freescale Semiconductor, Inc.
|
|
*
|
|
* Mingkai Hu <mingkai.hu@nxp.com>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "fsl-ls1046a.dtsi"
|
|
|
|
/ {
|
|
model = "LS1046A RDB Board";
|
|
compatible = "fsl,ls1046a-rdb", "fsl,ls1046a";
|
|
|
|
aliases {
|
|
serial0 = &duart0;
|
|
serial1 = &duart1;
|
|
serial2 = &duart2;
|
|
serial3 = &duart3;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
};
|
|
|
|
&duart0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&duart1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&esdhc {
|
|
mmc-hs200-1_8v;
|
|
sd-uhs-sdr104;
|
|
sd-uhs-sdr50;
|
|
sd-uhs-sdr25;
|
|
sd-uhs-sdr12;
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
|
|
ina220@40 {
|
|
compatible = "ti,ina220";
|
|
reg = <0x40>;
|
|
shunt-resistor = <1000>;
|
|
};
|
|
|
|
temp-sensor@4c {
|
|
compatible = "adi,adt7461";
|
|
reg = <0x4c>;
|
|
};
|
|
|
|
eeprom@52 {
|
|
compatible = "atmel,24c512";
|
|
reg = <0x52>;
|
|
};
|
|
|
|
eeprom@53 {
|
|
compatible = "atmel,24c512";
|
|
reg = <0x53>;
|
|
};
|
|
};
|
|
|
|
&i2c3 {
|
|
status = "okay";
|
|
|
|
rtc@51 {
|
|
compatible = "nxp,pcf2129";
|
|
reg = <0x51>;
|
|
};
|
|
};
|
|
|
|
&ifc {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
/* NAND Flashe and CPLD on board */
|
|
ranges = <0x0 0x0 0x0 0x7e800000 0x00010000
|
|
0x2 0x0 0x0 0x7fb00000 0x00000100>;
|
|
status = "okay";
|
|
|
|
nand@0,0 {
|
|
compatible = "fsl,ifc-nand";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
reg = <0x0 0x0 0x10000>;
|
|
};
|
|
|
|
cpld: board-control@2,0 {
|
|
compatible = "fsl,ls1046ardb-cpld";
|
|
reg = <0x2 0x0 0x0000100>;
|
|
};
|
|
};
|
|
|
|
&qspi {
|
|
status = "okay";
|
|
|
|
qflash0: s25fs512s@0 {
|
|
compatible = "spansion,m25p80";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
spi-max-frequency = <20000000>;
|
|
spi-rx-bus-width = <4>;
|
|
spi-tx-bus-width = <4>;
|
|
reg = <0>;
|
|
};
|
|
|
|
qflash1: s25fs512s@1 {
|
|
compatible = "spansion,m25p80";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
spi-max-frequency = <20000000>;
|
|
spi-rx-bus-width = <4>;
|
|
spi-tx-bus-width = <4>;
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
#include "fsl-ls1046-post.dtsi"
|
|
|
|
&fman0 {
|
|
ethernet@e4000 {
|
|
phy-handle = <&rgmii_phy1>;
|
|
phy-connection-type = "rgmii";
|
|
};
|
|
|
|
ethernet@e6000 {
|
|
phy-handle = <&rgmii_phy2>;
|
|
phy-connection-type = "rgmii";
|
|
};
|
|
|
|
ethernet@e8000 {
|
|
phy-handle = <&sgmii_phy1>;
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@ea000 {
|
|
phy-handle = <&sgmii_phy2>;
|
|
phy-connection-type = "sgmii";
|
|
};
|
|
|
|
ethernet@f0000 { /* 10GEC1 */
|
|
phy-handle = <&aqr106_phy>;
|
|
phy-connection-type = "xgmii";
|
|
};
|
|
|
|
ethernet@f2000 { /* 10GEC2 */
|
|
fixed-link = <0 1 1000 0 0>;
|
|
phy-connection-type = "xgmii";
|
|
};
|
|
|
|
mdio@fc000 {
|
|
rgmii_phy1: ethernet-phy@1 {
|
|
reg = <0x1>;
|
|
};
|
|
|
|
rgmii_phy2: ethernet-phy@2 {
|
|
reg = <0x2>;
|
|
};
|
|
|
|
sgmii_phy1: ethernet-phy@3 {
|
|
reg = <0x3>;
|
|
};
|
|
|
|
sgmii_phy2: ethernet-phy@4 {
|
|
reg = <0x4>;
|
|
};
|
|
};
|
|
|
|
mdio@fd000 {
|
|
aqr106_phy: ethernet-phy@0 {
|
|
compatible = "ethernet-phy-ieee802.3-c45";
|
|
interrupts = <0 131 4>;
|
|
reg = <0x0>;
|
|
};
|
|
};
|
|
};
|