mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-11-26 18:20:53 +07:00
7034228792
Having received another series of whitespace patches I decided to do this once and for all rather than dealing with this kind of patches trickling in forever. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
50 lines
1.9 KiB
C
50 lines
1.9 KiB
C
/*
|
|
* Common tx4927 irq handler
|
|
*
|
|
* Author: MontaVista Software, Inc.
|
|
* source@mvista.com
|
|
*
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
|
|
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
|
|
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
|
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
|
|
* TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
|
|
* USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irq.h>
|
|
#include <asm/irq_cpu.h>
|
|
#include <asm/txx9/tx4927.h>
|
|
|
|
void __init tx4927_irq_init(void)
|
|
{
|
|
int i;
|
|
|
|
mips_cpu_irq_init();
|
|
txx9_irq_init(TX4927_IRC_REG & 0xfffffffffULL);
|
|
irq_set_chained_handler(MIPS_CPU_IRQ_BASE + TX4927_IRC_INT,
|
|
handle_simple_irq);
|
|
/* raise priority for errors, timers, SIO */
|
|
txx9_irq_set_pri(TX4927_IR_ECCERR, 7);
|
|
txx9_irq_set_pri(TX4927_IR_WTOERR, 7);
|
|
txx9_irq_set_pri(TX4927_IR_PCIERR, 7);
|
|
txx9_irq_set_pri(TX4927_IR_PCIPME, 7);
|
|
for (i = 0; i < TX4927_NUM_IR_TMR; i++)
|
|
txx9_irq_set_pri(TX4927_IR_TMR(i), 6);
|
|
for (i = 0; i < TX4927_NUM_IR_SIO; i++)
|
|
txx9_irq_set_pri(TX4927_IR_SIO(i), 5);
|
|
}
|