mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-05 16:16:41 +07:00
2874c5fd28
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 of the license or at your option any later version extracted by the scancode license scanner the SPDX license identifier GPL-2.0-or-later has been chosen to replace the boilerplate/reference in 3029 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190527070032.746973796@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
118 lines
3.2 KiB
C
118 lines
3.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Freescale SPI/eSPI controller driver library.
|
|
*
|
|
* Maintainer: Kumar Gala
|
|
*
|
|
* Copyright 2010 Freescale Semiconductor, Inc.
|
|
* Copyright (C) 2006 Polycom, Inc.
|
|
*
|
|
* CPM SPI and QE buffer descriptors mode support:
|
|
* Copyright (c) 2009 MontaVista Software, Inc.
|
|
* Author: Anton Vorontsov <avorontsov@ru.mvista.com>
|
|
*/
|
|
#ifndef __SPI_FSL_LIB_H__
|
|
#define __SPI_FSL_LIB_H__
|
|
|
|
#include <asm/io.h>
|
|
|
|
/* SPI/eSPI Controller driver's private data. */
|
|
struct mpc8xxx_spi {
|
|
struct device *dev;
|
|
void __iomem *reg_base;
|
|
|
|
/* rx & tx bufs from the spi_transfer */
|
|
const void *tx;
|
|
void *rx;
|
|
|
|
int subblock;
|
|
struct spi_pram __iomem *pram;
|
|
#ifdef CONFIG_FSL_SOC
|
|
struct cpm_buf_desc __iomem *tx_bd;
|
|
struct cpm_buf_desc __iomem *rx_bd;
|
|
#endif
|
|
|
|
struct spi_transfer *xfer_in_progress;
|
|
|
|
/* dma addresses for CPM transfers */
|
|
dma_addr_t tx_dma;
|
|
dma_addr_t rx_dma;
|
|
bool map_tx_dma;
|
|
bool map_rx_dma;
|
|
|
|
dma_addr_t dma_dummy_tx;
|
|
dma_addr_t dma_dummy_rx;
|
|
|
|
/* functions to deal with different sized buffers */
|
|
void (*get_rx) (u32 rx_data, struct mpc8xxx_spi *);
|
|
u32(*get_tx) (struct mpc8xxx_spi *);
|
|
|
|
unsigned int count;
|
|
unsigned int irq;
|
|
|
|
unsigned nsecs; /* (clock cycle time)/2 */
|
|
|
|
u32 spibrg; /* SPIBRG input clock */
|
|
u32 rx_shift; /* RX data reg shift when in qe mode */
|
|
u32 tx_shift; /* TX data reg shift when in qe mode */
|
|
|
|
unsigned int flags;
|
|
|
|
#if IS_ENABLED(CONFIG_SPI_FSL_SPI)
|
|
int type;
|
|
int native_chipselects;
|
|
u8 max_bits_per_word;
|
|
|
|
void (*set_shifts)(u32 *rx_shift, u32 *tx_shift,
|
|
int bits_per_word, int msb_first);
|
|
#endif
|
|
|
|
struct completion done;
|
|
};
|
|
|
|
struct spi_mpc8xxx_cs {
|
|
/* functions to deal with different sized buffers */
|
|
void (*get_rx) (u32 rx_data, struct mpc8xxx_spi *);
|
|
u32 (*get_tx) (struct mpc8xxx_spi *);
|
|
u32 rx_shift; /* RX data reg shift when in qe mode */
|
|
u32 tx_shift; /* TX data reg shift when in qe mode */
|
|
u32 hw_mode; /* Holds HW mode register settings */
|
|
};
|
|
|
|
static inline void mpc8xxx_spi_write_reg(__be32 __iomem *reg, u32 val)
|
|
{
|
|
iowrite32be(val, reg);
|
|
}
|
|
|
|
static inline u32 mpc8xxx_spi_read_reg(__be32 __iomem *reg)
|
|
{
|
|
return ioread32be(reg);
|
|
}
|
|
|
|
struct mpc8xxx_spi_probe_info {
|
|
struct fsl_spi_platform_data pdata;
|
|
int ngpios;
|
|
int *gpios;
|
|
bool *alow_flags;
|
|
__be32 __iomem *immr_spi_cs;
|
|
};
|
|
|
|
extern u32 mpc8xxx_spi_tx_buf_u8(struct mpc8xxx_spi *mpc8xxx_spi);
|
|
extern u32 mpc8xxx_spi_tx_buf_u16(struct mpc8xxx_spi *mpc8xxx_spi);
|
|
extern u32 mpc8xxx_spi_tx_buf_u32(struct mpc8xxx_spi *mpc8xxx_spi);
|
|
extern void mpc8xxx_spi_rx_buf_u8(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);
|
|
extern void mpc8xxx_spi_rx_buf_u16(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);
|
|
extern void mpc8xxx_spi_rx_buf_u32(u32 data, struct mpc8xxx_spi *mpc8xxx_spi);
|
|
|
|
extern struct mpc8xxx_spi_probe_info *to_of_pinfo(
|
|
struct fsl_spi_platform_data *pdata);
|
|
extern int mpc8xxx_spi_bufs(struct mpc8xxx_spi *mspi,
|
|
struct spi_transfer *t, unsigned int len);
|
|
extern const char *mpc8xxx_spi_strmode(unsigned int flags);
|
|
extern void mpc8xxx_spi_probe(struct device *dev, struct resource *mem,
|
|
unsigned int irq);
|
|
extern int mpc8xxx_spi_remove(struct device *dev);
|
|
extern int of_mpc8xxx_spi_probe(struct platform_device *ofdev);
|
|
|
|
#endif /* __SPI_FSL_LIB_H__ */
|