mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-13 10:46:48 +07:00
a6dbba77a9
This patch adds on-chip PCI bridge support for the PQ2 family. The incomplete existent code is updated with interrupt handling stuff and board-specific bits for 8272ADS and PQ2FADS; the related files were renamed (from m8260_pci to m82xx_pci) to be of more generic fashion. This is tested with 8266ADS and 8272ADS, should work on PQ2FADS as well. Signed-off-by: Vitaly Bordug <vbordug@ru.mvista.com> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
188 lines
5.9 KiB
C
188 lines
5.9 KiB
C
/*
|
|
* include/asm-ppc/m8260_pci.h
|
|
*
|
|
* Definitions for the MPC8250/MPC8265/MPC8266 integrated PCI host bridge.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
|
|
#ifdef __KERNEL__
|
|
#ifndef __M8260_PCI_H
|
|
#define __M8260_PCI_H
|
|
|
|
#include <linux/pci_ids.h>
|
|
|
|
/*
|
|
* Define the vendor/device ID for the MPC8265.
|
|
*/
|
|
#define PCI_DEVICE_ID_MPC8265 ((0x18C0 << 16) | PCI_VENDOR_ID_MOTOROLA)
|
|
#define PCI_DEVICE_ID_MPC8272 ((0x18C1 << 16) | PCI_VENDOR_ID_MOTOROLA)
|
|
|
|
#define M8265_PCIBR0 0x101ac
|
|
#define M8265_PCIBR1 0x101b0
|
|
#define M8265_PCIMSK0 0x101c4
|
|
#define M8265_PCIMSK1 0x101c8
|
|
|
|
/* Bit definitions for PCIBR registers */
|
|
|
|
#define PCIBR_ENABLE 0x00000001
|
|
|
|
/* Bit definitions for PCIMSK registers */
|
|
|
|
#define PCIMSK_32KiB 0xFFFF8000 /* Size of window, smallest */
|
|
#define PCIMSK_64KiB 0xFFFF0000
|
|
#define PCIMSK_128KiB 0xFFFE0000
|
|
#define PCIMSK_256KiB 0xFFFC0000
|
|
#define PCIMSK_512KiB 0xFFF80000
|
|
#define PCIMSK_1MiB 0xFFF00000
|
|
#define PCIMSK_2MiB 0xFFE00000
|
|
#define PCIMSK_4MiB 0xFFC00000
|
|
#define PCIMSK_8MiB 0xFF800000
|
|
#define PCIMSK_16MiB 0xFF000000
|
|
#define PCIMSK_32MiB 0xFE000000
|
|
#define PCIMSK_64MiB 0xFC000000
|
|
#define PCIMSK_128MiB 0xF8000000
|
|
#define PCIMSK_256MiB 0xF0000000
|
|
#define PCIMSK_512MiB 0xE0000000
|
|
#define PCIMSK_1GiB 0xC0000000 /* Size of window, largest */
|
|
|
|
|
|
#define M826X_SCCR_PCI_MODE_EN 0x100
|
|
|
|
|
|
/*
|
|
* Outbound ATU registers (3 sets). These registers control how 60x bus (local)
|
|
* addresses are translated to PCI addresses when the MPC826x is a PCI bus
|
|
* master (initiator).
|
|
*/
|
|
|
|
#define POTAR_REG0 0x10800 /* PCI Outbound Translation Addr registers */
|
|
#define POTAR_REG1 0x10818
|
|
#define POTAR_REG2 0x10830
|
|
|
|
#define POBAR_REG0 0x10808 /* PCI Outbound Base Addr registers */
|
|
#define POBAR_REG1 0x10820
|
|
#define POBAR_REG2 0x10838
|
|
|
|
#define POCMR_REG0 0x10810 /* PCI Outbound Comparison Mask registers */
|
|
#define POCMR_REG1 0x10828
|
|
#define POCMR_REG2 0x10840
|
|
|
|
/* Bit definitions for POMCR registers */
|
|
|
|
#define POCMR_MASK_4KiB 0x000FFFFF
|
|
#define POCMR_MASK_8KiB 0x000FFFFE
|
|
#define POCMR_MASK_16KiB 0x000FFFFC
|
|
#define POCMR_MASK_32KiB 0x000FFFF8
|
|
#define POCMR_MASK_64KiB 0x000FFFF0
|
|
#define POCMR_MASK_128KiB 0x000FFFE0
|
|
#define POCMR_MASK_256KiB 0x000FFFC0
|
|
#define POCMR_MASK_512KiB 0x000FFF80
|
|
#define POCMR_MASK_1MiB 0x000FFF00
|
|
#define POCMR_MASK_2MiB 0x000FFE00
|
|
#define POCMR_MASK_4MiB 0x000FFC00
|
|
#define POCMR_MASK_8MiB 0x000FF800
|
|
#define POCMR_MASK_16MiB 0x000FF000
|
|
#define POCMR_MASK_32MiB 0x000FE000
|
|
#define POCMR_MASK_64MiB 0x000FC000
|
|
#define POCMR_MASK_128MiB 0x000F8000
|
|
#define POCMR_MASK_256MiB 0x000F0000
|
|
#define POCMR_MASK_512MiB 0x000E0000
|
|
#define POCMR_MASK_1GiB 0x000C0000
|
|
|
|
#define POCMR_ENABLE 0x80000000
|
|
#define POCMR_PCI_IO 0x40000000
|
|
#define POCMR_PREFETCH_EN 0x20000000
|
|
|
|
/* Soft PCI reset */
|
|
|
|
#define PCI_GCR_REG 0x10880
|
|
|
|
/* Bit definitions for PCI_GCR registers */
|
|
|
|
#define PCIGCR_PCI_BUS_EN 0x1
|
|
|
|
#define PCI_EMR_REG 0x10888
|
|
/*
|
|
* Inbound ATU registers (2 sets). These registers control how PCI addresses
|
|
* are translated to 60x bus (local) addresses when the MPC826x is a PCI bus target.
|
|
*/
|
|
|
|
#define PITAR_REG1 0x108D0
|
|
#define PIBAR_REG1 0x108D8
|
|
#define PICMR_REG1 0x108E0
|
|
#define PITAR_REG0 0x108E8
|
|
#define PIBAR_REG0 0x108F0
|
|
#define PICMR_REG0 0x108F8
|
|
|
|
/* Bit definitions for PCI Inbound Comparison Mask registers */
|
|
|
|
#define PICMR_MASK_4KiB 0x000FFFFF
|
|
#define PICMR_MASK_8KiB 0x000FFFFE
|
|
#define PICMR_MASK_16KiB 0x000FFFFC
|
|
#define PICMR_MASK_32KiB 0x000FFFF8
|
|
#define PICMR_MASK_64KiB 0x000FFFF0
|
|
#define PICMR_MASK_128KiB 0x000FFFE0
|
|
#define PICMR_MASK_256KiB 0x000FFFC0
|
|
#define PICMR_MASK_512KiB 0x000FFF80
|
|
#define PICMR_MASK_1MiB 0x000FFF00
|
|
#define PICMR_MASK_2MiB 0x000FFE00
|
|
#define PICMR_MASK_4MiB 0x000FFC00
|
|
#define PICMR_MASK_8MiB 0x000FF800
|
|
#define PICMR_MASK_16MiB 0x000FF000
|
|
#define PICMR_MASK_32MiB 0x000FE000
|
|
#define PICMR_MASK_64MiB 0x000FC000
|
|
#define PICMR_MASK_128MiB 0x000F8000
|
|
#define PICMR_MASK_256MiB 0x000F0000
|
|
#define PICMR_MASK_512MiB 0x000E0000
|
|
#define PICMR_MASK_1GiB 0x000C0000
|
|
|
|
#define PICMR_ENABLE 0x80000000
|
|
#define PICMR_NO_SNOOP_EN 0x40000000
|
|
#define PICMR_PREFETCH_EN 0x20000000
|
|
|
|
/* PCI error Registers */
|
|
|
|
#define PCI_ERROR_STATUS_REG 0x10884
|
|
#define PCI_ERROR_MASK_REG 0x10888
|
|
#define PCI_ERROR_CONTROL_REG 0x1088C
|
|
#define PCI_ERROR_ADRS_CAPTURE_REG 0x10890
|
|
#define PCI_ERROR_DATA_CAPTURE_REG 0x10898
|
|
#define PCI_ERROR_CTRL_CAPTURE_REG 0x108A0
|
|
|
|
/* PCI error Register bit defines */
|
|
|
|
#define PCI_ERROR_PCI_ADDR_PAR 0x00000001
|
|
#define PCI_ERROR_PCI_DATA_PAR_WR 0x00000002
|
|
#define PCI_ERROR_PCI_DATA_PAR_RD 0x00000004
|
|
#define PCI_ERROR_PCI_NO_RSP 0x00000008
|
|
#define PCI_ERROR_PCI_TAR_ABT 0x00000010
|
|
#define PCI_ERROR_PCI_SERR 0x00000020
|
|
#define PCI_ERROR_PCI_PERR_RD 0x00000040
|
|
#define PCI_ERROR_PCI_PERR_WR 0x00000080
|
|
#define PCI_ERROR_I2O_OFQO 0x00000100
|
|
#define PCI_ERROR_I2O_IPQO 0x00000200
|
|
#define PCI_ERROR_IRA 0x00000400
|
|
#define PCI_ERROR_NMI 0x00000800
|
|
#define PCI_ERROR_I2O_DBMC 0x00001000
|
|
|
|
/*
|
|
* Register pair used to generate configuration cycles on the PCI bus
|
|
* and access the MPC826x's own PCI configuration registers.
|
|
*/
|
|
|
|
#define PCI_CFG_ADDR_REG 0x10900
|
|
#define PCI_CFG_DATA_REG 0x10904
|
|
|
|
/* Bus parking decides where the bus control sits when idle */
|
|
/* If modifying memory controllers for PCI park on the core */
|
|
|
|
#define PPC_ACR_BUS_PARK_CORE 0x6
|
|
#define PPC_ACR_BUS_PARK_PCI 0x3
|
|
|
|
#endif /* __M8260_PCI_H */
|
|
#endif /* __KERNEL__ */
|