AuxXxilium/linux_dsm_epyc7002
1
0
Fork 0
mirror of https://github.com/AuxXxilium/linux_dsm_epyc7002.git synced 2024-12-28 11:18:45 +07:00
Code Issues Actions Packages Projects Releases Wiki Activity
d878efce73
linux_dsm_epyc7002/arch/nds32/mm
History
Greentime Hu bc9cb86e65 nds32: To simplify the implementation of update_mmu_cache() 
The checking code is done in kmap_atomic() so that we don't need to
check it in update_mmu_cache() again. There is no need to implement
it for cache aliasing or cache non-aliasing versions. We can just
implement one version for both.

Signed-off-by: Greentime Hu <greentime@andestech.com>
2018-07-03 14:18:17 +08:00
..
alignment.c nds32: Fix the unaligned access handler 2018-05-23 13:26:22 +08:00
cacheflush.c nds32: To simplify the implementation of update_mmu_cache() 2018-07-03 14:18:17 +08:00
extable.c nds32: MMU fault handling and page table management 2018-02-22 10:44:31 +08:00
fault.c signal/nds32: Use force_sig_fault where appropriate 2018-04-25 10:42:47 -05:00
highmem.c nds32: MMU initialization 2018-02-22 10:44:31 +08:00
init.c nds32: Fix the symbols undefined issue by exporting them. 2018-05-23 13:26:20 +08:00
ioremap.c nds32: Device specific operations 2018-02-22 10:44:32 +08:00
Makefile nds32: Build infrastructure 2018-02-22 10:44:35 +08:00
mm-nds32.c nds32: MMU initialization 2018-02-22 10:44:31 +08:00
mmap.c nds32: MMU fault handling and page table management 2018-02-22 10:44:31 +08:00
proc.c nds32: Cache and TLB routines 2018-02-22 10:44:32 +08:00
tlb.c nds32: Cache and TLB routines 2018-02-22 10:44:32 +08:00