mirror of
https://github.com/AuxXxilium/linux_dsm_epyc7002.git
synced 2024-12-02 06:26:39 +07:00
999304be11
This patch adds setup code for Samsung OneNAND controller driver. The driver needs to be aware on which SoC it is running, so the actual device id is being changed in cpu init code. S3C64xx SoCs have 2 OneNAND controllers while S5PC100 and S5PC110 has only one. Signed-off-by: Marek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com> [ben-linux@fluff.org: sort map.h entries] Signed-off-by: Ben Dooks <ben-linux@fluff.org>
94 lines
2.0 KiB
C
94 lines
2.0 KiB
C
/* linux/arch/arm/mach-s3c64xx/cpu.c
|
|
*
|
|
* Copyright 2009 Simtec Electronics
|
|
* Ben Dooks <ben@simtec.co.uk>
|
|
* http://armlinux.simtec.co.uk/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/list.h>
|
|
#include <linux/timer.h>
|
|
#include <linux/init.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/io.h>
|
|
#include <linux/sysdev.h>
|
|
#include <linux/serial_core.h>
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach/map.h>
|
|
#include <asm/mach/irq.h>
|
|
|
|
#include <mach/hardware.h>
|
|
#include <asm/irq.h>
|
|
|
|
#include <plat/cpu-freq.h>
|
|
#include <plat/regs-serial.h>
|
|
#include <mach/regs-clock.h>
|
|
|
|
#include <plat/cpu.h>
|
|
#include <plat/devs.h>
|
|
#include <plat/clock.h>
|
|
#include <plat/sdhci.h>
|
|
#include <plat/iic-core.h>
|
|
#include <plat/onenand-core.h>
|
|
#include <mach/s3c6400.h>
|
|
|
|
void __init s3c6400_map_io(void)
|
|
{
|
|
/* setup SDHCI */
|
|
|
|
s3c6400_default_sdhci0();
|
|
s3c6400_default_sdhci1();
|
|
s3c6400_default_sdhci2();
|
|
|
|
/* the i2c devices are directly compatible with s3c2440 */
|
|
s3c_i2c0_setname("s3c2440-i2c");
|
|
|
|
s3c_device_nand.name = "s3c6400-nand";
|
|
|
|
s3c_onenand_setname("s3c6400-onenand");
|
|
s3c64xx_onenand1_setname("s3c6400-onenand");
|
|
}
|
|
|
|
void __init s3c6400_init_clocks(int xtal)
|
|
{
|
|
s3c64xx_register_clocks(xtal, S3C6400_CLKDIV0_ARM_MASK);
|
|
s3c6400_setup_clocks();
|
|
}
|
|
|
|
void __init s3c6400_init_irq(void)
|
|
{
|
|
/* VIC0 does not have IRQS 5..7,
|
|
* VIC1 is fully populated. */
|
|
s3c64xx_init_irq(~0 & ~(0xf << 5), ~0);
|
|
}
|
|
|
|
struct sysdev_class s3c6400_sysclass = {
|
|
.name = "s3c6400-core",
|
|
};
|
|
|
|
static struct sys_device s3c6400_sysdev = {
|
|
.cls = &s3c6400_sysclass,
|
|
};
|
|
|
|
static int __init s3c6400_core_init(void)
|
|
{
|
|
return sysdev_class_register(&s3c6400_sysclass);
|
|
}
|
|
|
|
core_initcall(s3c6400_core_init);
|
|
|
|
int __init s3c6400_init(void)
|
|
{
|
|
printk("S3C6400: Initialising architecture\n");
|
|
|
|
return sysdev_register(&s3c6400_sysdev);
|
|
}
|